參數資料
型號： PPC440EPx-SpAfffTs
廠商： Applied Micro Circuits Corp.
英文描述： PowerPC 440EPx Embedded Processor
中文描述： 嵌入式處理器的PowerPC 440EPx
文件頁數： 61/94頁
文件大?。?/td> 738K
代理商： PPC440EPX-SPAFFFTS
440EPx – PPC440EPx Embedded Processor
Revision 1.26 – October 15, 2007
Preliminary Data Sheet
AMCC Proprietary
61
External Master Peripheral Interface
BusReq
Bus Request. Used when the PPC440EPx needs to regain
control of peripheral interface from an external master.
O
3.3V LVTTL
ExtAck
External Acknowledgement. Used by the PPC440EPx to indicate
that a data transfer occurred.
O
3.3V LVTTL
ExtReq
External Request. Used by an external master to indicate it is
prepared to transfer data.
I
3.3V LVTTL
1
ExtReset
Peripheral Reset. Used by an external master and by
synchronous peripheral slaves.
Note:
The state of signals or clocks cannot be guaranteed until
the ExtReset signal has been de-asserted.
O
3.3V LVTTL
HoldAck
Hold Acknowledge. Used by the PPC440EPx to transfer
ownership of peripheral bus to an external master.
O
3.3V LVTTL
HoldReq
Hold Request. Used by an external master to request ownership
of the peripheral bus.
I
3.3V LVTTL
HoldPri
Hold Primary. Used by an external master to indicate the priority
of a given external master tenure.
I
3.3V LVTTL
w/pull-up
PerClk
Peripheral Clock. Used by an external master and by
synchronous peripheral slaves.
O
3.3V LVTTL
1
UART Peripheral Interface
The UART interface can be configured as follows:
1. One 8-pin, where n = 0
2. Two 4-pin, where n = 0 & 1
3. One 4-pin, where n = 0 and two 2-pin, where n = 1 & 2
4. Four 2-pin, where n = 0 & 1 & 2 & 3
UARTSerClk
The SerClk input provides an alternative to the internally
generated serial clock. It is used in cases where the allowable
internally generated clock rates are not satisfactory.
I
3.3V LVTTL
1, 4
UARTn_Rx
Receive data.
I
3.3V LVTTL
Rcvr
1, 4
UARTn_Tx
Transmit data.
O
3.3V LVTTL
UARTn_DCD
Data Carrier Detect.
I
3.3V LVTTL
1, 6
UARTn_DSR
Data Set Ready.
I
3.3V LVTTL
1, 6
UARTn_CTS
Clear To Send.
I
3.3V LVTTL
1, 6
UARTn_DTR
Data Terminal Ready.
O
3.3V LVTTL
1
UARTn_RTS
Request To Send.
O
3.3V LVTTL
1
UARTn_RI
Ring Indicator.
I
3.3V LVTTL
1
IIC Peripheral Interface
IIC0SClk
IIC0 Serial Clock.
I/O
3.3V LVTTL
1, 2
IIC0SData
IIC0 Serial Data.
I/O
3.3V LVTTL
1, 2
IIC1SClk
IIC1 Serial Clock.
I/O
3.3V LVTTL
1
IIC1SData
IIC1 Serial Data.
I/O
3.3V LVTTL
Table 8. Signal Functional Description (Sheet 5 of 9)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3 k
Ω
to OV
DD
(EOV
DD
for Ethernet)
3. Must pull down (recommended value is 1 k
Ω
)
4. If not used, must pull up (recommended value is 3 k
Ω
to OV
DD
(EOV
DD
for Ethernet)
5. If not used, must pull down (recommended value is 1 k
Ω
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關PDF資料
PDF描述
PPC440EP Power PC 440EP Embedded Processor
PPC440EP-3pbfffCx Power PC 440EP Embedded Processor
PPC440GP-3CC333C Power PC 440GP Embedded Processor
PPC440GP-3CC400C Power PC 440GP Embedded Processor
PPC440GP-3CC400CZ Power PC 440GP Embedded Processor
相關代理商/技術參數
參數描述
PPC440EPX-STA400E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440EPX-STA400EZ 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440EPX-STA533E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440EPX-STA533EZ 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440EPX-STA667E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*