
RELEASED
DATA SHEET
PM7382 FREEDM-32P256
ISSUE 3
PMC-2010333
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
ix
LIST OF TABLES
TABLE 1 – LINE SIDE INTERFACE SIGNALS (154)........................................11
TABLE 2 – PCI HOST INTERFACE SIGNALS (52) ..........................................21
TABLE 3 – MISCELLANEOUS INTERFACE SIGNALS (58).............................30
TABLE 4 – PRODUCTION TEST INTERFACE SIGNALS (0 - MULTIPLEXED)31
TABLE 5 – POWER AND GROUND SIGNALS (65) .........................................33
TABLE 6 – RECEIVE PACKET DESCRIPTOR FIELDS....................................45
TABLE 7 – RPDRR QUEUE ELEMENT............................................................51
TABLE 8 – RECEIVE CHANNEL DESCRIPTOR REFERENCE TABLE FIELDS
................................................................................................................53
TABLE 9 – TRANSMIT DESCRIPTOR FIELDS................................................63
TABLE 10 – TRANSMIT DESCRIPTOR REFERENCE.....................................69
TABLE 11 – TRANSMIT CHANNEL DESCRIPTOR REFERENCE TABLE
FIELDS ...................................................................................................71
TABLE 12 – NORMAL MODE PCI HOST ACCESSIBLE REGISTER MEMORY
MAP ........................................................................................................82
TABLE 13 – PCI CONFIGURATION REGISTER MEMORY MAP.....................86
TABLE 14 – BIG ENDIAN FORMAT................................................................117
TABLE 15 – LITTLE ENDIAN FORMAT..........................................................117
TABLE 16 - RECEIVE LINKS #0 TO #2 CONFIGURATION ...........................128
TABLE 17 - RECEIVE LINKS #3 TO #31 CONFIGURATION .........................130
TABLE 18 – CRC[1:0] SETTINGS...................................................................137
TABLE 19 – RPQ_RDYN[2:0] SETTINGS ......................................................148
TABLE 20 – RPQ_LFN[1:0] SETTINGS..........................................................149
TABLE 21 – RPQ_SFN[1:0] SETTINGS .........................................................149