![](http://datasheet.mmic.net.cn/330000/PM5381_datasheet_16444347/PM5381_400.png)
PRELIMINARY
PMC-Sierra, Inc.
PM5381 S/UNI-2488
DATASHEET
PMC-2000489
ISSUE 1
SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S
Proprietary and Confidentail to PMC-Sierra Inc., and for its Customer’s Internal Use
379
TSx_RDI20F:
The TSx_RDI20F bits specify the configuration of RDI maintenance duration. The standard
required duration is 10 frames. The GR-253 objective duration is 20 frames. The two options
are specified by the TSx_RDI20F bit are selected as shown in Table 15.
Table 15: SIRP RDI Maintenance
TS
x
_RDI20F
Configuration
0
A particular RDI value for will be maintained for the required 10 frames
before changing to a lower priority RDI code.
A particular RDI value for will be maintained for the GR-253 objective 20
frames before changing to a lower priority RDI code.
1
TSx_FORCE_LCD:
The TSx_FORCE_LCD bit is used to force a Loss of ATM Cell Delineation (LCD) event. A
logic OR operation is performed on the LCD indication and the TSx_FORCE_LCD bit. When
TSx_FORCE_LCD is set high, an LCD event is assumed and RDI[1:0] is sourced entirely
from a specified 2 bit RDI code (LCD[1:0]). The TSx_FORCE_LCD bit is ignored when
TSx_RMODE[1:0] = b’00 and b’01.
TSx_REI[3:0]:
The TSx_REI[3:0] bits are used to manually transmit an STS path Remote Error Indication
(REI) when both TSx_RMODE[1:0] register bits are set low. If TSx_REI[3:0] is 0, far end
block errors are automatically reported to the transmit data stream (if TSx_PROV = 1). If
TSx_REI[3:0] is set to a value other than 0, then that value will be transmitted at the next
opportunity. After the transmission is completed, TSx_REI[3:0] is reset to the value 0.
TSx_RDI[1:0]:
The TSx_RDI[1:0] bits control the value of the RDI output of the data stream selected when
both TSx_RMODE[1:0] register bits are set low. When extended RDI is enabled (TSx_ERDI
set high), the RDI output is controlled directly by TSx_RDI [1:0] register bits when either
register bit is set high. The RDI output reflects the remote alarm status (if TSx_PROV = 1)
when both TSx_RDI[1:0] register bits are set low. When extended RDI is disabled
(TSx_ERDI set low), and the RDI[0] register bit is set high, the RDI output is forced high
regardless of the remote alarm status. When RDI[0] is set low, the RDI output reflects the
remote alarm status. When both TSx_RMODE[1:0] register bits are not set low, the
TSx_RDI[1:0] bits are ignored.