- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368030 > PIC876 (Microchip Technology Inc.) 28/40-pin 8-Bit CMOS FLASH Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | PIC876 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 28/40-pin 8-Bit CMOS FLASH Microcontrollers |
| 中文描述： | 28/40-pin 8位CMOS閃存微控制器 |
| 文件頁數(shù)： | 77/200頁 |
| 文件大?。?/td> | 3544K |
| 代理商： | PIC876 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁
PIC16F87X
1999 Microchip Technology Inc.
DS30292A-page 77
9.2.6
MULTI-MASTER MODE
In multi-master mode, the interrupt generation on the
detection of the START and STOP conditions allows
the determination of when the bus is free. The STOP
(P) and START (S) bits are cleared from a reset or
when the MSSP module is disabled. Control of the I
2
C
bus may be taken when bit P (SSPSTAT<4>) is set, or
the bus is idle with both the S and P bits clear. When
the bus is busy, enabling the SSP Interrupt will gener-
ate the interrupt when the STOP condition occurs.
In multi-master operation, the SDA line must be moni-
tored for abitration to see if the signal level is the
expected output level. This check is performed in hard-
ware, with the result placed in the BCLIF bit.
The states where arbitration can be lost are:
Address Transfer
Data Transfer
A Start Condition
A Repeated Start Condition
An Acknowledge Condition
9.2.7
I
2
C MASTER MODE SUPPORT
Master Mode is enabled by setting and clearing the
appropriate SSPM bits in SSPCON and by setting the
SSPEN bit. Once master mode is enabled, the user
has six options.
- Assert a start condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and
SCL.
- Write to the SSPBUF register initiating trans-
mission of data/address.
- Generate a stop condition on SDA and SCL.
- Configure the I
2
C port to receive data.
- Generate an Acknowledge condition at the end
of a received byte of data.
The MSSP Module, when configured in I
2
C
Master Mode, does not allow queueing of
events. For instance, the user is not
allowed to initiate a start condition and
immediately write the SSPBUF register to
initiate transmission before the START
condition is complete. In this case, the
SSPBUF will not be written to and the
WCOL bit will be set, indicating that a write
to the SSPBUF did not occur.
9.2.7.1
I
2
C MASTER MODE OPERATION
The master device generates all of the serial clock
pulses and the START and STOP conditions. A trans-
fer is ended with a STOP condition or with a Repeated
Start condition. Since the Repeated Start condition is
also the beginning of the next serial transfer, the I
2
C
bus will not be released.
In Master Transmitter mode serial data is output
through SDA, while SCL outputs the serial clock. The
first byte transmitted contains the slave address of the
receiving device (7 bits) and the Read/Write (R/W) bit.
In this case, the R/W bit will be logic '0'. Serial data is
transmitted 8 bits at a time. After each byte is transmit-
ted, an acknowledge bit is received. START and STOP
conditions are output to indicate the beginning and the
end of a serial transfer.
In Master receive mode, the first byte transmitted con-
tains the slave address of the transmitting device
(7 bits) and the R/W bit. In this case, the R/W bit will be
logic '1'. Thus the first byte transmitted is a 7-bit slave
address followed by a '1' to indicate receive bit. Serial
data is received via SDA, while SCL outputs the serial
clock. Serial data is received 8 bits at a time. After each
byte is received, an acknowledge bit is transmitted.
START and STOP conditions indicate the beginning
and end of transmission.
The baud rate generator used for SPI mode operation
is now used to set the SCL clock frequency for either
100 kHz, 400 kHz or 1 MHz I
2
C operation. The baud
rate generator reload value is contained in the lower 7
bits of the SSPADD register. The baud rate generator
will automatically begin counting on a write to the SSP-
BUF. Once the given operation is complete (i.e. trans-
mission of the last data bit is followed by ACK) the
internal clock will automatically stop counting and the
SCL pin will remain in its last state
A typical transmit sequence would go as follows:
a)
The user generates a Start Condition by setting
the START enable bit (SEN) in SSPCON2.
b)
SSPIF is set. The module will wait the required
start time before any other operation takes
place.
c)
The user loads the SSPBUF with address to
transmit.
d)
Address is shifted out the SDA pin until all 8 bits
are transmitted.
e)
The MSSP Module shifts in the ACK bit from the
slave device and writes its value into the
SSPCON2 register ( SSPCON2<6>).
f)
The module generates an interrupt at the end of
the ninth clock cycle by setting SSPIF.
g)
The user loads the SSPBUF with eight bits of
data.
h)
DATA is shifted out the SDA pin until all 8 bits
are transmitted.
Note:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIP201-12M-3 | DC-to-DC converter powertrain |
| PIP3102-R | LOGIC LEVEL TOPFET |
| PIP3203-A | TOPFET high side switch |
| PIP3206-R | TOPFET high side switch SMD version |
| PIP8.4 | 7,500 & 15,000 Watt TVS Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC9310 | 制造商:PICSEMI 制造商全稱:PICSEMI 功能描述:Async Boost with 600KHz switching |
| PICADILLO-35T | 功能描述:Resistive Graphic LCD Display Module Transmissive Red, Green, Blue (RGB) TFT - Color I2C, SPI 3.5" (88.90mm) 320 x 480 制造商:4d systems pty ltd 系列:- 零件狀態(tài):有效 顯示類型:TFT - 彩色 顯示模式:可傳導的 觸摸屏:電阻 屏幕對角線尺寸:3.5"（88.90mm） 可視范圍:73.40mm 寬 x 49.00mm 高 背光:LED - 白 點像素:320 x 480 接口:I2C，SPI 圖形顏色:紅，綠，藍（RGB） 背景顏色:- 點尺寸:- 點間距:0.15mm 寬 x 0.15mm 高 標準包裝:1 |
| PICADLL | 制造商:CALIBRE UK 功能描述:DEVELOPMENT DLLS I2C ADAPTER |
| PICAMBOX | 制造商:Nwazet 功能描述:PI CAMERA BOX |
| PICAMBOXBUNDLE | 制造商:Nwazet 功能描述:PI CAMERA BOX BUNDLE WITH FISHEYE LENS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。