- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368030 > PIC876 (Microchip Technology Inc.) 28/40-pin 8-Bit CMOS FLASH Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | PIC876 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 28/40-pin 8-Bit CMOS FLASH Microcontrollers |
| 中文描述： | 28/40-pin 8位CMOS閃存微控制器 |
| 文件頁數(shù)： | 72/200頁 |
| 文件大?。?/td> | 3544K |
| 代理商： | PIC876 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁
PIC16F87X
DS30292A-page 72
1999 Microchip Technology Inc.
The SSPSTAT register gives the status of the data
transfer. This information includes detection of a
START (S) or STOP (P) bit, specifies if the received
byte was data or address, if the next byte is the comple-
tion of 10-bit address, and if this will be a read or write
data transfer.
SSPBUF is the register to which the transfer data is
written to or read from. The SSPSR register shifts the
data in or out of the device. In receive operations, the
SSPBUF and SSPSR create a doubled buffered
receiver. This allows reception of the next byte to begin
before reading the last byte of received data. When the
complete byte is received, it is transferred to the
SSPBUF register and flag bit SSPIF is set. If another
complete byte is received before the SSPBUF register
is read, a receiver overflow has occurred and bit
SSPOV (SSPCON<6>) is set and the byte in the
SSPSR is lost.
The SSPADD register holds the slave address. In 10-bit
mode, the user needs to write the high byte of the
address (
1111 0 A9 A8 0
). Following the high byte
address match, the low byte of the address needs to be
loaded (A7:A0).
9.2.1
SLAVE MODE
In slave mode, the SCL and SDA pins must be config-
ured as inputs. The MSSP module will override the
input state with the output data when required (slave-
transmitter).
When an address is matched or the data transfer after
an address match is received, the hardware automati-
cally will generate the acknowledge (ACK) pulse, and
then load the SSPBUF register with the received value
currently in the SSPSR register.
There are certain conditions that will cause the MSSP
module not to give this ACK pulse. These are if either
(or both):
a)
The buffer full bit BF (SSPSTAT<0>) was set
before the transfer was received.
b)
The overflow bit SSPOV (SSPCON<6>) was set
before the transfer was received.
If the BF bit is set, the SSPSR register value is not
loaded into the SSPBUF, but bit SSPIF and SSPOV are
set.
Table 9-2
shows what happens when a data trans-
fer byte is received, given the status of bits BF and
SSPOV. The shaded cells show the condition where
user software did not properly clear the overflow condi-
tion. Flag bit BF is cleared by reading the SSPBUF reg-
ister, while bit SSPOV is cleared through software.
The SCL clock input must have a minimum high and
low time for proper operation. The high and low times
of the I
2
C specification, as well as the requirement of
the MSSP module, is shown in timing
parameter #100
and
parameter #101
of the electrical specifications.
9.2.1.1
ADDRESSING
Once the MSSP module has been enabled, it waits for
a START condition to occur. Following the START con-
dition, the 8-bits are shifted into the SSPSR register. All
incoming bits are sampled with the rising edge of the
clock (SCL) line. The value of register SSPSR<7:1> is
compared to the value of the SSPADD register. The
address is compared on the falling edge of the eighth
clock (SCL) pulse. If the addresses match, and the BF
and SSPOV bits are clear, the following events occur:
a)
The SSPSR register value is loaded into the
SSPBUF register on the falling edge of the 8th
SCL pulse.
b)
The buffer full bit, BF, is set on the falling edge of
the 8th SCL pulse.
c)
An ACK pulse is generated.
d)
SSP interrupt flag bit, SSPIF (PIR1<3>), is set
(interrupt is generated if enabled) on the falling
edge of the 9th SCL pulse.
In 10-bit address mode, two address bytes need to be
received by the slave. The five Most Significant bits
(MSbs) of the first address byte specify if this is a 10-bit
address. Bit R/W (SSPSTAT<2>) must specify a write
so the slave device will receive the second address
byte. For a 10-bit address the first byte would equal
‘
1111 0 A9 A8 0
’, where A9 and A8 are the two MSbs
of the address. The sequence of events for a 10-bit
address is as follows, with steps 7- 9 for slave-transmit-
ter:
1.
Receive first (high) byte of Address (bits SSPIF,
BF and UA (SSPSTAT<1>) are set).
2.
Update the SSPADD register with the second
(low) byte of Address (clears bit UA and
releases the SCL line).
3.
Read the SSPBUF register (clears bit BF) and
clear flag bit SSPIF.
4.
Receive second (low) byte of Address (bits
SSPIF, BF and UA are set).
5.
Update the SSPADD register with the first (high)
byte of Address. This will clear bit UA and
release the SCL line.
6.
Read the SSPBUF register (clears bit BF) and
clear flag bit SSPIF.
7.
Receive Repeated Start condition.
8.
Receive first (high) byte of Address (bits SSPIF
and BF are set).
9.
Read the SSPBUF register (clears bit BF) and
clear flag bit SSPIF.
Note:
Following the Repeated Start condition
(step 7) in 10-bit mode, the user only
needs to match the first 7-bit address. The
user does not update the SSPADD for the
second half of the address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIP201-12M-3 | DC-to-DC converter powertrain |
| PIP3102-R | LOGIC LEVEL TOPFET |
| PIP3203-A | TOPFET high side switch |
| PIP3206-R | TOPFET high side switch SMD version |
| PIP8.4 | 7,500 & 15,000 Watt TVS Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC9310 | 制造商:PICSEMI 制造商全稱:PICSEMI 功能描述:Async Boost with 600KHz switching |
| PICADILLO-35T | 功能描述:Resistive Graphic LCD Display Module Transmissive Red, Green, Blue (RGB) TFT - Color I2C, SPI 3.5" (88.90mm) 320 x 480 制造商:4d systems pty ltd 系列:- 零件狀態(tài):有效 顯示類型:TFT - 彩色 顯示模式:可傳導(dǎo)的 觸摸屏:電阻 屏幕對角線尺寸:3.5"（88.90mm） 可視范圍:73.40mm 寬 x 49.00mm 高 背光:LED - 白 點像素:320 x 480 接口:I2C，SPI 圖形顏色:紅，綠，藍（RGB） 背景顏色:- 點尺寸:- 點間距:0.15mm 寬 x 0.15mm 高 標準包裝:1 |
| PICADLL | 制造商:CALIBRE UK 功能描述:DEVELOPMENT DLLS I2C ADAPTER |
| PICAMBOX | 制造商:Nwazet 功能描述:PI CAMERA BOX |
| PICAMBOXBUNDLE | 制造商:Nwazet 功能描述:PI CAMERA BOX BUNDLE WITH FISHEYE LENS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。