
2007 Microchip Technology Inc.
Preliminary
DS39770B-page 399
PIC18F85J90 FAMILY
Core Features
Easy Migration .............................................................7
Extended Instruction Set ..............................................7
Memory Options ...........................................................7
nanoWatt Technology ..................................................7
Oscillator Options and Features ..................................7
CPFSEQ ..........................................................................312
CPFSGT ..........................................................................313
CPFSLT ...........................................................................313
Crystal Oscillator/Ceramic Resonator ................................33
Customer Change Notification Service ............................407
Customer Notification Service ..........................................407
Customer Support ............................................................407
D
Data Addressing Modes .....................................................74
Comparing Addressing Modes with the Extended In-
struction Set Enabled .........................................78
Direct ..........................................................................74
Indexed Literal Offset .................................................77
BSR ...................................................................79
Instructions Affected ..........................................77
Mapping Access Bank .......................................79
Indirect .......................................................................74
Inherent and Literal ....................................................74
Data Memory .....................................................................64
Access Bank ..............................................................67
Bank Select Register (BSR) .......................................64
Extended Instruction Set ............................................77
General Purpose Registers ........................................67
Memory Maps
PIC18FX3J90/X4J90 Devices ...........................65
PIC18FX5J90 Devices .......................................66
Special Function Registers ................................68
Special Function Registers ........................................68
DAW .................................................................................314
DC and AC Characteristics
Graphs and Tables ..................................................387
DC Characteristics ...........................................................361
Power-Down and Supply Current ............................352
Supply Voltage .........................................................351
DCFSNZ ..........................................................................315
DECF ...............................................................................314
DECFSZ ...........................................................................315
Default System Clock .........................................................32
Details on Individual Family Members .................................8
Development Support ......................................................345
Device Overview ..................................................................7
Features (64-Pin Devices) ...........................................9
Features (80-Pin Devices) ...........................................9
Direct Addressing ...............................................................75
E
Effect on Standard PIC18 Instructions .............................342
Effects of Power-Managed Modes on Various Clock Sources
36
Electrical Characteristics ..................................................349
Enhanced Universal Synchronous Asynchronous Receiver
Transmitter (EUSART). See EUSART.
ENVREG Pin ....................................................................290
Equations
A/D Acquisition Time ................................................268
A/D Minimum Charging Time ...................................268
Calculating the Minimum Required Acquisition Time .....
268
LCD Static and Dynamic Current .............................167
Errata ................................................................................... 5
EUSART
Asynchronous Mode ................................................ 238
12-Bit Break Transmit and Receive ................. 243
Associated Registers, Receive ........................ 241
Associated Registers, Transmit ....................... 239
Auto-Wake-up on Sync Break ......................... 242
Receiver .......................................................... 240
Setting up 9-Bit Mode with Address Detect ..... 240
Transmitter ...................................................... 238
Baud Rate Generator (BRG) ................................... 233
Associated Registers ....................................... 233
Auto-Baud Rate Detect .................................... 236
Baud Rate Error, Calculating ........................... 233
Baud Rates, Asynchronous Modes ................. 234
High Baud Rate Select (BRGH Bit) ................. 233
Operation in Power-Managed Modes .............. 233
Sampling ......................................................... 233
Synchronous Master Mode ...................................... 244
Associated Registers, Receive ........................ 246
Associated Registers, Transmit ....................... 245
Reception ........................................................ 246
Transmission ................................................... 244
Synchronous Slave Mode ........................................ 247
Associated Registers, Receive ........................ 248
Associated Registers, Transmit ....................... 247
Reception ........................................................ 248
Transmission ................................................... 247
Extended Instruction Set
ADDFSR .................................................................. 338
ADDULNK ............................................................... 338
CALLW .................................................................... 339
MOVSF .................................................................... 339
MOVSS .................................................................... 340
PUSHL ..................................................................... 340
SUBFSR .................................................................. 341
SUBULNK ................................................................ 341
External Oscillator Modes .................................................. 33
EC Modes .................................................................. 34
HS Modes .................................................................. 33
F
Fail-Safe Clock Monitor ........................................... 283, 292
Exiting Fail-Safe Operation ...................................... 293
Interrupts in Power-Managed Modes ...................... 293
POR or Wake-up from Sleep ................................... 293
WDT During Oscillator Failure ................................. 292
Fast Register Stack ........................................................... 61
Firmware Instructions ...................................................... 295
Flash Configuration Words .............................................. 283
Flash Program Memory ..................................................... 81
Associated Registers ................................................. 89
Control Registers ....................................................... 82
EECON1 and EECON2 ..................................... 82
TABLAT (Table Latch) Register ........................ 84
TBLPTR (Table Pointer) Register ...................... 84
Erase Sequence ........................................................ 86
Erasing ...................................................................... 86
Operation During Code-Protect ................................. 89
Reading ..................................................................... 85
Table Pointer
Boundaries Based on Operation ....................... 84
Table Pointer Boundaries .......................................... 84
Table Reads and Table Writes .................................. 81
Write Sequence ......................................................... 87
Writing ....................................................................... 87