![](http://datasheet.mmic.net.cn/260000/PIC18F85J90_datasheet_15943026/PIC18F85J90_398.png)
2007 Microchip Technology Inc.
Preliminary
DS39770B-page 397
PIC18F85J90 FAMILY
INDEX
A
A/D ...................................................................................263
A/D Converter Interrupt, Configuring .......................267
Acquisition Requirements ........................................268
ADCAL Bit ................................................................271
ADCON0 Register ....................................................263
ADCON1 Register ....................................................263
ADCON2 Register ....................................................263
ADRESH Register ............................................263, 266
ADRESL Register ....................................................263
Analog Port Pins, Configuring ..................................269
Associated Registers ...............................................271
Automatic Acquisition Time ......................................269
Calibration ................................................................271
Configuring the Module ............................................267
Conversion Clock (T
AD
) ...........................................269
Conversion Requirements .......................................385
Conversion Status (GO/DONE Bit) ..........................266
Conversions .............................................................270
Converter Characteristics ........................................384
Operation in Power-Managed Modes ......................271
Special Event Trigger (CCP) ....................................270
Use of the CCP2 Trigger ..........................................270
Absolute Maximum Ratings .............................................349
AC (Timing) Characteristics .............................................366
Load Conditions for Device Timing Specifications ...367
Parameter Symbology .............................................366
Temperature and Voltage Specifications .................367
Timing Conditions ....................................................367
ACKSTAT ........................................................................219
ACKSTAT Status Flag .....................................................219
ADCAL Bit ........................................................................271
ADCON0 Register ............................................................263
GO/DONE Bit ...........................................................266
ADCON1 Register ............................................................263
ADCON2 Register ............................................................263
ADDFSR ..........................................................................338
ADDLW ............................................................................301
Addressable Universal Synchronous Asynchronous Receiver
Transmitter (AUSART). See AUSART.
ADDULNK ........................................................................338
ADDWF ............................................................................301
ADDWFC .........................................................................302
ADRESH Register ............................................................263
ADRESL Register ....................................................263, 266
Analog-to-Digital Converter. See A/D.
ANDLW ............................................................................302
ANDWF ............................................................................303
Assembler
MPASM Assembler ..................................................346
AUSART
Asynchronous Mode ................................................ 254
Associated Registers, Receive ........................ 257
Associated Registers, Transmit ....................... 255
Receiver .......................................................... 256
Setting up 9-Bit Mode with Address Detect ..... 256
Transmitter ...................................................... 254
Baud Rate Generator (BRG) ................................... 252
Associated Registers ....................................... 252
Baud Rate Error, Calculating ........................... 252
Baud Rates, Asynchronous Modes ................. 253
High Baud Rate Select (BRGH Bit) ................. 252
Operation in Power-Managed Modes .............. 252
Sampling ......................................................... 252
Synchronous Master Mode ...................................... 258
Associated Registers, Receive ........................ 260
Associated Registers, Transmit ....................... 259
Reception ........................................................ 260
Transmission ................................................... 258
Synchronous Slave Mode ........................................ 261
Associated Registers, Receive ........................ 262
Associated Registers, Transmit ....................... 261
Reception ........................................................ 262
Transmission ................................................... 261
Auto-Wake-up on Sync Break Character ......................... 242
B
Baud Rate Generator ...................................................... 215
BC .................................................................................... 303
BCF ................................................................................. 304
BF .................................................................................... 219
BF Status Flag ................................................................. 219
Bias Generation (LCD)
Charge Pump Design Considerations ..................... 167
Block Diagrams
A/D ........................................................................... 266
Analog Input Model .................................................. 267
AUSART Receive .................................................... 256
AUSART Transmit ................................................... 254
Baud Rate Generator .............................................. 215
Capture Mode Operation ......................................... 150
Comparator Analog Input Model .............................. 277
Comparator I/O Operating Modes ........................... 274
Comparator Output .................................................. 276
Comparator Voltage Reference ............................... 280
Comparator Voltage Reference Output Buffer Example
281
Compare Mode Operation ....................................... 151
Connections for On-Chip Voltage Regulator ........... 290
Device Clock .............................................................. 29
EUSART Receive .................................................... 240
EUSART Transmit ................................................... 238
External Power-on Reset Circuit (Slow V
DD
Power-up)
47
Fail-Safe Clock Monitor ........................................... 292
Generic I/O Port Operation ...................................... 109
Interrupt Logic ............................................................ 94
LCD Clock Generation ............................................. 162
LCD Driver Module .................................................. 157
LCD Regulator Connections (M0 and M1) .............. 164
MSSP (I
2
C Master Mode) ........................................ 213
MSSP (I
2
C Mode) .................................................... 194
MSSP (SPI Mode) ................................................... 185
On-Chip Reset Circuit ................................................ 45
PIC18F6XJ90 ............................................................ 10
PIC18F8XJ90 ............................................................ 11