
PIC18FXX20
DS39580A-page 342
Advance Information
2001 Microchip Technology Inc.
Timer3 in 16-bit R/W Mode
......................................138
Timer4
......................................................................142
USART
Asynchronous Receive
....................................199
Transmit
...........................................................197
Voltage Reference Output Buffer Example
..............225
Watchdog Timer
.......................................................244
BN
....................................................................................260
BNC
..................................................................................261
BNN
..................................................................................261
BNOV
...............................................................................262
BNZ
..................................................................................262
BOR. SeeBrown-out Reset
BOV
..................................................................................265
BRA
..................................................................................263
BRG. See Baud Rate Generator.
Brown-out Reset (BOR)
.............................................30
,
233
Timing Diagram
........................................................315
BSF
..................................................................................263
BTFSC
.............................................................................264
BTFSS
..............................................................................264
BTG
..................................................................................265
BZ
.....................................................................................266
C
CALL
................................................................................266
Capture (CCP Module)
.....................................................145
Associated Registers
...............................................147
CCP Pin Configuration
.............................................145
CCPR1H:CCPR1L Registers
...................................145
Software Interrupt
.....................................................145
Timer1/Timer3 Mode Selection
................................145
Capture/Compare/PWM (CCP)
........................................143
Capture Mode. SeeCapture
CCP Mode and Timer Resources
............................144
CCPRxH Register
....................................................144
CCPRxL Register
.....................................................144
Compare Mode. See Compare
Interconnect Configurations
.....................................144
Module Configuration
...............................................144
PWM Mode. See PWM
Timing Diagram
........................................................317
Clocking Scheme/Instruction Cycle
....................................44
CLRF
................................................................................267
CLRWDT
..........................................................................267
Code Examples
16 x 16 Signed Multipy Routine
.................................82
16 x 16 Unsigned Multiply Routine
.............................82
8 x 8 Signed Multiply Routine
.....................................81
8 x 8 Unsigned Multiply Routine
.................................81
Changing Between Capture Prescalers
...................145
Data EEPROM Read
.................................................79
Data EEPROM Write
..................................................79
Erasing a FLASH Program Memory Row
..................66
Fast Register Stack
....................................................44
How to Clear RAM (Bank1) Using Indirect
Addressing
.........................................................56
Initializing PORTA
......................................................99
Initializing PORTB
....................................................102
Initializing PORTC
....................................................105
Initializing PORTD
....................................................107
Initializing PORTE
....................................................110
Initializing PORTF
....................................................113
Initializing PORTG
....................................................116
Initializing PORTH
....................................................118
Initializing PORTJ
.....................................................121
Loading the SSPBUF (SSPSR) Register
................. 154
Reading a FLASH Program Memory Word
............... 65
Saving STATUS, WREG and BSR
Registers in RAM
............................................... 98
Writing to FLASH Program Memory
.....................69
–
70
Code Protection
........................................................233
,
247
COMF
.............................................................................. 268
Comparator
Analog Input Connection Considerations
................ 221
Associated Registers
............................................... 222
Configuration
........................................................... 218
Effects of RESET
..................................................... 221
Interrupts
.................................................................. 220
Operation
................................................................. 219
Operation During SLEEP
......................................... 221
Outputs
.................................................................... 219
Reference
................................................................ 219
External Signal
................................................ 219
Internal Signal
.................................................. 219
Response Time
........................................................ 219
Comparator Module
......................................................... 217
Comparator Specifications
............................................... 306
Comparator Voltage Reference
....................................... 223
Accuracy and Error
.................................................. 224
Associated Registers
............................................... 225
Configuring
.............................................................. 223
Connection Considerations
...................................... 224
Effects of RESET
..................................................... 224
Operation During SLEEP
......................................... 224
Compare (CCP Module)
.................................................. 146
Associated Registers
............................................... 147
CCP Pin Configuration
............................................. 146
CCPR1 Register
...................................................... 146
Software Interrupt
.................................................... 146
Special Event Trigger
...............................133
,
139
,
146
Timer1/Timer3 Mode Selection
................................ 146
Compare (CCP2 Module)
Special Event Trigger
.............................................. 214
Configuration Bits
............................................................ 233
Context Saving During Interrupts
....................................... 98
Control Registers
EECON1 and EECON2
............................................. 62
TABLAT (Table Latch) Register
................................. 64
TBLPTR (Table Pointer) Register
.............................. 64
Conversion Considerations
.............................................. 338
CPFSEQ
.......................................................................... 268
CPFSGT
.......................................................................... 269
CPFSLT
........................................................................... 269
D
Data EEPROM Memory
Associated Registers
................................................. 80
EEADR Register
........................................................ 77
EEADRH Register
..................................................... 77
EECON1 Register
...................................................... 77
EECON2 Register
...................................................... 77
Operation During Code Protect
................................. 80
Protection Against Spurious Write
............................. 80
Reading
..................................................................... 79
Write Verify
................................................................ 80
Writing
........................................................................ 79
Data Memory
..................................................................... 47
General Purpose Registers
....................................... 47
Map for PIC18FXX20 Devices
................................... 48
Special Function Registers
........................................ 47
DAW
................................................................................ 270