參數(shù)資料
型號(hào): PIC14000-04
廠商: Microchip Technology Inc.
英文描述: 28-Pin Programmable Mixed Signal Controller
中文描述: 28引腳可編程混合信號(hào)控制器
文件頁(yè)數(shù): 50/152頁(yè)
文件大小: 953K
代理商: PIC14000-04
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)
PIC14000
DS40122B-page 50
Preliminary
1996 Microchip Technology Inc.
7.5.1.1
ADDRESSING
Once the I
2
C module has been enabled, the I
2
C waits
for a START to occur. Following the START, the 8-bits
are shifted into the I
2
CSR. All incoming bits are
sampled with the rising edge of the clock (SCL) line.
The I
2
CSR<7:1> is compared to the I
2
CADD register.
The address is compared on the falling edge of the
eighth clock (SCL) pulse. If the addresses match, and
the BF and I
2
COV bits are clear, the following things
happen:
I
2
CSR loaded into I
2
CBUF
Buffer Full (BF) bit is set
ACK pulse is generated
I
2
C Interrupt Flag (I
2
CIF) is set (interrupt is
generated if enabled (I
2
CIE set) on falling edge of
ninth SCL pulse.
In 10-bit address mode, two address bytes need to be
received by the slave (Figure 7-5). The five most
significant bits (MSbs) of the first address byte specify
if this is a 10-bit address. The R/W bit (bit 0) must
specify a write, so the slave device will received the
second address byte. For a 10-bit address the first byte
would equal ‘1 1 1 1 0 A9 A8 0’, where A9 and A8 are
the two MSbs of the address. The sequence of events
for 10-bit address are as follows, with steps 7-9 for
slave-transmitter:
1.
Receive first (high) byte of address (I
2
CIF, BF
and UA are set).
2.
Update I
2
CADD with second (low) byte of
address (clears UA and releases SCL line).
3.
Read I
2
CBUF (clears BF) and clear I
2
CIF.
4.
Receive second (low) byte of address (I
2
CIF, BF
and UA are set).
Update I
2
CADD with first (high) byte of address
(clears UA, if match releases SCL line).
Read I
2
CBUF (clears BF) and clear I
2
CIF
Receive Repeated START.
Receive first (high) byte of address (I
2
CIF and
BF are set).
Read I
2
CBUF (clears BF) and clear I
2
CIF.
5.
6.
7.
8.
9.
7.5.1.2
RECEPTION
When the R/W bit of the address byte is clear and an
address match occurs, the R/W bit of the I
2
CSTAT
register is cleared. The received address is loaded into
the I
2
CBUF.
When the address byte overflow condition exists then
no acknowledge (ACK) pulse is given. An overflow
condition is defined as either the BF bit (I
2
CSTAT<0>)
is set or the I
2
COV bit (I
2
CCON<6>) is set
(Figure 7-14).
An I
2
CIF interrupt is generated for each data transfer
byte. The I
2
CIF bit must be cleared in software, and the
I
2
CSTAT register is used to determine the status of the
byte. In master mode with slave enabled, three inter-
rupt sources are possible. Reading BF, P and S will
indicate the source of the interrupt.
Caution:
BF is set after receipt of eight bits and auto-
matically cleared after the I
2
CBUF is read.
However, the flag is not actually cleared
until receipt of the acknowledge pulse. Oth-
erwise extra reads appear to be valid.
FIGURE 7-14: I
2
C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)
Receiving Address
R/W=0
P
9
8
7
6
5
D0
D1
D2
D3
D4
D5
D6
D7
S
A7 A6 A5 A4 A3 A2 A1
SDA
SCL
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
2
3
4
Bus Master
terminates
transfer
I
2
COV is set
because I
2
CBUF is
still full. ACK is not sent.
Cleared in software
I
CBUF is read
ACK
Receiving Data
Receiving Data
D4
D5
D0
D1
D2
D3
D6
D7
ACK
I
2
CIF (PIR1<3>)
BF (I
2
CSTAT<0>)
I
2
COV (I
2
CCON<6>)
ACK
相關(guān)PDF資料
PDF描述
PIC14000 CTV 22C 22#22D SKT RECP
PIC16C621A EPROM-Based 8-Bit CMOS Microcontroller
PIC16C62X EPROM-Based 8-Bit CMOS Microcontroller
PIC16C620A EPROM-Based 8-Bit CMOS Microcontroller
PIC16C622A EPROM-Based 8-Bit CMOS Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC14000-04/SO 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC14000-04/SP 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC14000-04/SP 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU 14000 SDIL28
PIC14000-04/SS 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC14000-04I/SO 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT