參數(shù)資料
型號(hào)： PI7C8150B-33
英文描述： PCI Bridge | Asynchronous 2-Port PCI Bridge
中文描述： PCI橋|異步2端口PCI橋
文件頁(yè)數(shù)： 6/115頁(yè)
文件大小： 879K
代理商： PI7C8150B-33
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 6 of 115
July 31, 2003 – Revision 1.031
4.3
MEMORY
ADDRESS
DECODING............................................................................................ 45
4.3.1
MEMORY-MAPPED I/O BASE AND LIMIT ADDRESS REGISTERS
......................... 46
4.3.2
PREFETCHABLE MEMORY BASE AND LIMIT ADDRESS REGISTERS
................. 47
4.4
VGA
SUPPORT........................................................................................................................... 48
4.4.1
VGA MODE
......................................................................................................................... 48
4.4.2
VGA SNOOP MODE
........................................................................................................... 48
TRANSACTION ORDERING.......................................................................................................... 49
5.1
TRANSACTIONS
GOVERNED
BY
ORDERING
RULES........................................................ 49
5.2
GENERAL
ORDERING
GUIDELINES...................................................................................... 50
5.3
ORDERING
RULES.................................................................................................................... 50
5.4
DATA
SYNCHRONIZATION.................................................................................................... 53
ERROR HANDLING......................................................................................................................... 54
6.1
ADDRESS
PARITY
ERRORS .................................................................................................... 54
6.2
DATA
PARITY
ERRORS............................................................................................................ 55
6.2.1
CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE
.......... 55
6.2.2
READ TRANSACTIONS
.................................................................................................... 55
6.2.3
DELAYED WRITE TRANSACTIONS
............................................................................... 56
6.2.4
POSTED WRITE TRANSACTIONS
.................................................................................. 59
6.3
DATA
PARITY
ERROR
REPORTING
SUMMARY ................................................................. 60
6.4
SYSTEM
ERROR
(SERR_L)
REPORTING ............................................................................... 65
EXCLUSIVE ACCESS...................................................................................................................... 66
7.1
CONCURRENT
LOCKS............................................................................................................. 66
7.2
ACQUIRING
EXCLUSIVE
ACCESS
ACROSS
PI7C8150B..................................................... 66
7.2.1
LOCKED TRANSACTIONS IN DOWNSTREAM DIRECTION
..................................... 67
7.2.2
LOCKED TRANSACTION IN UPSTREAM DIRECTION
.............................................. 68
7.3
ENDING
EXCLUSIVE
ACCESS................................................................................................ 68
PCI BUS ARBITRATION................................................................................................................. 69
8.1
PRIMARY
PCI
BUS
ARBITRATION......................................................................................... 69
8.2
SECONDARY
PCI
BUS
ARBITRATION .................................................................................. 69
8.2.1
SECONDARY BUS ARBITRATION USING THE INTERNAL ARBITER
.................... 70
8.2.2
PREEMPTION
.................................................................................................................... 71
8.2.3
SECONDARY BUS ARBITRATION USING AN EXTERNAL ARBITER
...................... 71
8.2.4
BUS PARKING
.................................................................................................................... 71
CLOCKS............................................................................................................................................. 72
9.1
PRIMARY
CLOCK
INPUTS....................................................................................................... 72
9.2
SECONDARY
CLOCK
OUTPUTS............................................................................................. 72
9.3
ASYNCHRONOUS
MODE......................................................................................................... 72
10
GENERAL PURPOSE I/O INTERFACE.................................................................................... 73
10.1
GPIO
CONTROL
REGISTERS................................................................................................... 73
10.2
SECONDARY
CLOCK
CONTROL............................................................................................ 74
10.3
LIVE
INSERTION....................................................................................................................... 76
11
PCI POWER MANAGEMENT.................................................................................................... 76
5
6
7
8
9
12
RESET............................................................................................................................................. 77
12.1
PRIMARY
INTERFACE
RESET................................................................................................ 77
12.2
SECONDARY
INTERFACE
RESET.......................................................................................... 77
12.3
CHIP
RESET................................................................................................................................ 78
相關(guān)PDF資料
PDF描述
PI7C8152B PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8154 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8154-33 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150-33 PCI Bridge | 2-Port PCI-to-PCI Bridge
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150BEVB 功能描述:界面開(kāi)發(fā)工具 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V
PI7C8150BMA 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMA-33 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMAE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32-Bit PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150BMAI 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*