![](http://datasheet.mmic.net.cn/260000/PI7C8150B-33_datasheet_15942613/PI7C8150B-33_96.png)
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 96 of 115
July 31, 2003 – Revision 1.031
14.1.41
P_SERR_L STATUS REGISTER – OFFSET 68h
Bit
Function
Type
Description
1: Signal P_SERR_L was asserted because an address parity error
was detected on P or S bus.
Reset to 0
1: Signal P_SERR_L was asserted because a posted write data parity
error was detected on the target bus.
Reset to 0
1: Signal P_SERR_L was asserted because the bridge was unable to
deliver post memory write data to the target after 2
attempts.
Reset to 0
1: Signal P_SERR_L was asserted because the bridge received a
target abort when delivering post memory write data.
Reset to 0.
1: Signal P_SERR_L was asserted because the bridge received a
master abort when attempting to deliver post memory write data
Reset to 0.
1: Signal P_SERR_L was asserted because the bridge was unable to
deliver delayed write data after 2
attempts.
Reset to 0
1: Signal P_SERR_L was asserted because the bridge was unable to
read any data from the target after 2
24
attempts.
Reset to 0.
1: Signal P_SERR_L was asserted because a master did not repeat a
read or write transaction before master timeout.
Reset to 0.
16
Address Parity
Error
R/WC
17
Posted Write
Data Parity Error
R/WC
18
Posted Write
Non-delivery
R/WC
19
Target Abort
during Posted
Write
R/WC
20
Master Abort
during Posted
Write
R/WC
21
Delayed Write
Non-delivery
R/WC
22
Delayed Read –
No Data from
Target
R/WC
23
Delayed
Transaction
Master Timeout
R/WC
14.1.42
PORT OPTION REGISTER – OFFSET 74h
Bit
0
Function
Reserved
Type
R/O
Description
Reserved. Returns 0 when read. Reset to 0.
Controls PI7C8150B’s detection mechanism for matching memory
read retry cycles from the initiator on the primary interface
0: exact matching for non-posted memory write retry cycles from
initiator on the primary interface
1: alias MEMRL or MEMRM to MEMR for memory read retry
cycles from the initiator on the primary interface
Reset to 0
Controls PI7C8150B’s detection mechanism for matching non-posted
memory write retry cycles from the initiator on the primary interface
0: exact matching for non-posted memory write retry cycles from
initiator on the primary interface
1: alias MEMWI to MEMW for non-posted memory write retry
cycles from initiator on the primary interface
Reset to 0
1
Primary MEMR
Command Alias
Enable
R/W
2
Primary MEMW
Command Alias
Enable
R/W