參數(shù)資料
型號(hào)： PI7C7100BNA
英文描述： PCI Bus Interface/Controller
中文描述： PCI總線接口/控制器
文件頁數(shù)： 45/118頁
文件大小： 2962K
代理商： PI7C7100BNA
37
05/08/00
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
1
x =dont care
Table 73 shows setting data parity detected bit in the primary interfaces status register. This bit is set under the following
conditions:
PI7C7100 must be a master on the primary bus.
The parity error response bit in the command register, corresponding to the primary interface, must be set.
The P_PERR# signal is detected asserted or a parity error is detected on the primary bus.
a
d
t
b
y
a
y
a
m
p
i
P
n
o
a
e
p
y
T
s
n
a
r
T
n
o
e
r
D
s
a
w
r
o
r
e
e
e
r
e
h
e
d
w
s
u
B
d
y
a
e
s
d
n
n
o
o
p
c
s
e
e
r
S
/
a
m
i
P
r
e
y
a
s
b
r
o
p
0
d
a
e
R
m
a
e
n
w
o
D
y
m
i
P
x
1
0
d
a
e
R
m
a
e
n
w
o
D
y
d
n
o
c
e
S
x
1
d
a
e
R
m
a
e
p
U
y
m
i
P
x
0
d
a
e
R
m
a
e
p
U
y
d
n
o
c
e
S
x
0
e
w
d
e
o
P
m
a
e
n
w
o
D
y
m
i
P
x
0
e
w
d
e
o
P
m
a
e
n
w
o
D
y
d
n
o
c
e
S
x
1
e
w
d
e
o
P
m
a
e
p
U
y
m
i
P
x
0
e
w
d
e
o
P
m
a
e
p
U
y
d
n
o
c
e
S
x
0
e
w
d
e
y
a
D
m
a
e
n
w
o
D
y
m
i
P
x
0
e
w
d
e
y
a
D
m
a
e
n
w
o
D
y
d
n
o
c
e
S
x
1
e
w
d
e
y
a
D
m
a
e
p
U
y
m
i
P
x
0
e
w
d
e
y
a
D
m
a
e
p
U
y
d
n
o
c
e
S
x
Table 73. Setting Primary Interface Data Parity Detected Bit
d
e
c
t
b
e
e
r
o
d
y
a
e
d
n
y
a
o
c
p
e
S
r
n
o
c
e
p
a
s
y
n
T
a
r
T
n
o
c
e
r
D
r
o
r
e
e
c
e
r
e
e
e
h
d
w
s
s
a
u
w
B
d
y
a
e
s
d
n
n
o
o
p
c
s
e
e
r
S
/
a
m
i
P
r
e
y
a
s
b
r
o
p
0
d
a
e
R
m
a
e
n
w
o
D
y
a
m
i
P
x
1
1
d
a
e
R
m
a
e
n
w
o
D
y
a
d
n
o
c
e
S
x
0
d
a
e
R
m
a
e
p
U
y
a
m
i
P
x
0
d
a
e
R
m
a
e
p
U
y
a
d
n
o
c
e
S
x
0
e
w
d
e
o
P
m
a
e
n
w
o
D
y
a
m
i
P
x
0
e
w
d
e
o
P
m
a
e
n
w
o
D
y
a
d
n
o
c
e
S
x
0
e
w
d
e
o
P
m
a
e
p
U
y
a
m
i
P
x
1
e
w
d
e
o
P
m
a
e
p
U
y
a
d
n
o
c
e
S
x
0
e
w
d
e
y
a
D
m
a
e
n
w
o
D
y
a
m
i
P
x
0
e
w
d
e
y
a
D
m
a
e
n
w
o
D
y
a
d
n
o
c
e
S
x
0
e
w
d
e
y
a
D
m
a
e
p
U
y
a
m
i
P
x
1
e
w
d
e
y
a
D
m
a
e
p
U
y
a
d
n
o
c
e
S
x
Table 72. Setting Secondary Interface Detected Parity Error Bit
Table 72 shows setting the detected parity error bit in the secondary status register, corresponding to the secondary
interface. This bit is set when PI7C7100 detects a parity error on the secondary interface.
相關(guān)PDF資料
PDF描述
PI7C7100 3-Port PCI Bridge
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
PI7C7300ANA 3-PORT PCI-to-PCI BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7300 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300AEVB-3 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C7300ANA 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*