參數(shù)資料
型號(hào): PF48F0P0ZBQ0
廠商: Intel Corp.
英文描述: Intel StrataFlash Embedded Memory
中文描述: 英特爾StrataFlash嵌入式存儲(chǔ)器
文件頁數(shù): 83/102頁
文件大?。?/td> 1609K
代理商: PF48F0P0ZBQ0
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
83
Notes:
1.
"Illegal commands" include commands outside of the allowed command set (allowed commands: 40H [pgm], 20H [erase],
etc.)
If a "Read Array" is attempted from a busy partition, the result will be invalid data. The ID and Query data are located at
different locations in the address map.
1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will
occur.
To protect memory contents against erroneous command sequences, there are specific instances in a multi-cycle
command sequence in which the second cycle will be ignored. For example, when the device is program suspended and
an erase setup command (0x20) is given followed by a confirm/resume command (0xD0), the second command will be
ignored because it is unclear whether the user intends to erase the block or resume the program operation.
2.
3.
4.
Figure 39.
Write State Machine—Next State Table (Sheet 6 of 6)
OTP Busy
BP Busy,
Word Program
Busy,
Erase Busy,
BP Busy
BP Busy in Erase
Suspend
Word Pgm
Suspend,
Word Pgm Busy in
Erase Suspend,
Pgm Suspend In
Erase Suspend
BEFP Setup,
BEFP Pgm & Verify
Busy,
Erase Setup,
OTP Setup,
BP:
Setup
, Load 1,
Load 2, Confirm,
Word Pgm Setup,
Word Pgm Setup in
Erase Susp,
BP Setup, Load1,
Load 2, Confirm in
Erase Suspend
Current chip state
Ready,
Erase Suspend,
BP Suspend
Lock/CR Setup,
Lock/CR Setup in
Erase Susp
OTP
Setup
(4)
Lock
Block
Confirm
(8)
Lock-Down
Block
Confirm
(8)
Write CR
Confirm
(8)
Block Address
(WA0)
Illegal Cmds or
BEFP Data
(1)
(C0H)
(01H)
(2FH)
(03H)
(FFFFH)
(all other codes)
WSM
Operation
Completes
Output does
not change.
Array
Read
Status Read
Array Read
Output does not
change.
Output does not change.
Status
Read
Status Read
Status Read
Command Input to Chip and resulting
Output
Mux Next State
Output
Next State Table
相關(guān)PDF資料
PDF描述
PF48F2P0ZBQ0 Intel StrataFlash Embedded Memory
PF48F3P0ZBQ0 Intel StrataFlash Embedded Memory
PF48F4P0ZBQ0 Intel StrataFlash Embedded Memory
PF48F4P0VB00 Photoelectric Sensor; Sensor Input Type:Optical; Sensing Range Max:43mm; Sensor Output Type:Relay; Leaded Process Compatible:No; Output Type:Relay; Peak Reflow Compatible (260 C):No; Contact Current Max:3A; Contact Rating:3A
PF48F0P0VT00 Intel StrataFlash Embedded Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PF48F0P0ZT00 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F0P0ZTQ0 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F2000P0ZBQ0 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F2000P0ZBQ0A 功能描述:IC FLASH 64MBIT 85NS 88TPBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
PF48F2000P0ZTQ0 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:Numonyx StrataFlash Embedded Memory