參數(shù)資料
型號(hào)： PDI1394L21BP
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 1394 full duplex AV link layer controller
中文描述： 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封裝： 14 X 14 MM, 1 MM HEIGHT, PLASTIC, SOT-386-1, TQFP-100
文件頁(yè)數(shù)： 35/42頁(yè)
文件大?。?/td> 233K
代理商： PDI1394L21BP
Philips Semiconductors
Preliminary data
PDI1394P23
2-port/1-port 400 Mbps physical layer interface
2001 Sep 06
35
The sequence of events for resetting the PHY-LLC interface when it
is in the nondifferentiated mode of operation (ISO terminal is high) is
as follows:
1. Normal operation. Interface is operating normally, with LPS
asserted, SYSCLK active, status and packet data reception and
transmission via the CTL and D lines, and request activity via
the LREQ line. In the above diagram, the LPS signal is shown
as a non-pulsed level signal. However, it is permissible to use a
pulsed signal for LPS in a direct connection between the PHY
and LLC; a pulsed signal is required when using an isolation
barrier (whether of the Philips Bus Holder type or Annex J type).
2. LPS deasserted. The LLC deasserts the LPS signal and, within
1.0 ms, terminates any request or interface bus activity, places
its CTL and D outputs into a high-impedance state, and drives
its LREQ output low.
3. Interface reset. After T
LPS_RESET
time, the PHY determines that
LPS is inactive, terminates any interface bus activity, and drives
its CTL and D outputs low. The PHY-LLC interface is now in the
reset state.
4. Interface restored. After the minimum T
RESTORE
time, the LLC
may again assert LPS active. (The minimum T
RESTORE
interval
provides sufficient time for the biasing networks used in Annex J
type isolation barrier circuits to stabilize and reach a quiescent
state if the isolation barrier has somehow become unbalanced.)
When LPS is asserted, the interface will be initialized as
described below.
If the LLC continues to keep the LPS signal deasserted, it requests
that the interface be disabled. The PHY disables the interface when
it observes that LPS has been deasserted for T
LPS_DISABLE
. When
the interface is disabled, the PHY sets its CTL and D outputs as
stated above for interface reset, but also stops SYSCLK activity. The
interface is also placed into the disabled condition upon a hardware
reset of the PHY. The timing for interface disable is shown in
Figure 22 and Figure 23.
When the interface is disabled, the PHY will enter a low-power state
if none of its ports is active.
T
LPS_RESET
T
LPS_DISABLE
ISO
SYSCLK
CTL0, CTL1
D0 – D7
LREQ
LPS
(low)
(a)
(c)
(b)
T
LPSL
T
LPSH
SV01812
(d)
Figure 22.
Interface Disable, ISO Low
相關(guān)PDF資料
PDF描述
PDL-TTL-7-1 Programmable Delay Line
PDL-TTL-7-14 Programmable Delay Line
PDL-TTL-7-15 Programmable Delay Line
PDL-TTL-7-2 Programmable Delay Line
PDL-TTL-7-20 Programmable Delay Line
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394L40 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 enhanced AV link layer controller
PDI1394L40BE 制造商:NXP Semiconductors 功能描述:1 CHANNEL(S), 400M BPS, SERIAL COMM CONTROLLER, PQFP144
PDI1394L40BE,518 功能描述:視頻 IC 1394 A/V LINK LAYER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
PDI1394L40BE,551 制造商:NXP Semiconductors 功能描述:1394 A/V LINK LAYER - Trays
PDI1394L40BE,557 功能描述:視頻 IC DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*