- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367808 > PCA9506 (NXP Semiconductors N.V.) 40-bit I2C-bus I/O port with RESET, OE, and INT PDF資料下載
參數(shù)資料
| 型號： | PCA9506 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 40-bit I2C-bus I/O port with RESET, OE, and INT |
| 中文描述： | 40位I2C總線的I / O端口復(fù)位，光電，和INT |
| 文件頁數(shù)： | 15/30頁 |
| 文件大?。?/td> | 145K |
| 代理商： | PCA9506 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
9397 750 14939
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 — 14 February 2006
15 of 30
Philips Semiconductors
PCA9506
40-bit I
2
C-bus I/O port with RESET, OE, and INT
8.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold
times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
8.4 Bus transactions
Data is transmitted to the PCA9506 registers using Write Byte transfers (see
Figure 11
,
Figure 12
, and
Figure 13
). Data is read from the PCA9506 registers using Read and
Receive Byte transfers (see
Figure 14
).
Fig 9.
System configuration
002aaa966
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
I
2
C-BUS
MULTIPLEXER
SLAVE
Fig 10. Acknowledgement on the I
2
C-bus
002aaa987
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from master
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9509 | Level translating I2C-bus/SMBus repeater |
| PCA9510A | Hot swappable I2C-bus and SMBus bus buffer |
| PCA9511A | Hot swappable I2C-bus and SMBus bus buffer |
| PCA9511DP | Hot swappable I2C and SMBus bus buffer |
| PCA9510 | Hot swappable I2C and SMBus bus buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9506BS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:40-bit I2C-bus I/O port with RESET, OE and INT |
| PCA9506BS,118 | 功能描述:接口-I/O擴展器 I/O EXPANDER I2C RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
| PCA9506BS,118-CUT TAPE | 制造商:NXP 功能描述:PCA9506 Series 40-Bit I2C-Bus I/O Port with RESET OE and INT - HVQFN - 56 |
| PCA9506DGG | 功能描述:接口-I/O擴展器 I/O EXPANDER I2C RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
| PCA9506DGG,512 | 功能描述:接口-I/O擴展器 I/O EXPANDER I2C RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。