- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369948 > PC28F320J3C-150 (Intel Corp.) Intel StrataFlash Memory (J3) PDF資料下載
參數(shù)資料
| 型號： | PC28F320J3C-150 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Memory (J3) |
| 中文描述： | 英特爾StrataFlash存儲(chǔ)器（J3） |
| 文件頁數(shù)： | 50/72頁 |
| 文件大小： | 905K |
| 代理商： | PC28F320J3C-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
256-Mbit J3 (x8/x16)
50
Datasheet
14.0
Special Modes
This section describes how to read the status, ID, and CFI registers. This section also details how to
configure the STS signal.
14.1
Set Read Configuration Register Command
This command is no longer supported on J3A or J3C. The J3A device will ignore this command,
while the J3C device will
result in an invalid command sequence (SR.4 and SR.5 =1).
14.2
Status (STS)
The Status (STS) signal can be configured to different states using the Configuration command.
Once the STS signal has been configured, it remains in that configuration until another
configuration command is issued or RP# is asserted low. Initially, the STS signal defaults to RY/
BY# operation where RY/BY# low indicates that the WSM is busy. RY/BY# high indicates that the
state machine is ready for a new operation or suspended.
Table 22, “STS Configuration Coding
Definitions” on page 50
displays the possible STS configurations.
To reconfigure the Status (STS) signal to other modes, the Configuration command is given
followed by the desired configuration code. The three alternate configurations are all pulse mode
for use as a system interrupt as described below. For these configurations, bit 0 controls Erase
Complete interrupt pulse, and bit 1 controls Program Complete interrupt pulse. Supplying the 0x00
configuration code with the Configuration command resets the STS signal to the default RY/BY#
level mode. The possible configurations and their usage are described in
Table 22, “STS
Configuration Coding Definitions” on page 50
. The Configuration command may only be given
when the device is not busy or suspended. Check SR.7 for device status. An invalid configuration
code will result in both SR.4 and SR.5 being set. When configured in one of the pulse modes, the
STS signal pulses low with a typical pulse width of 250 ns.
Table 22. STS Configuration Coding Definitions
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Pulse on
Program
Complete
(1)
Pulse on
Erase
Complete
(1)
D[1:0]
= STS Configuration Codes
Notes
00 = default, level mode;
device ready indication
Used to control HOLD to a memory controller to prevent accessing a
flash memory subsystem while any flash device's WSM is busy.
01 = pulse on Erase Complete
Used to generate a system interrupt pulse when any flash device in
an array has completed a block erase. Helpful for reformatting blocks
after file system free space reclamation or “cleanup.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC28F640J3A-120 | Intel StrataFlash Memory (J3) |
| PC28F640J3A-125 | Intel StrataFlash Memory (J3) |
| PC28F640J3A-150 | Intel StrataFlash Memory (J3) |
| PC28F640J3C-120 | Intel StrataFlash Memory (J3) |
| PC28F256J3C-115 | Intel StrataFlash Memory (J3) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC28F320J3D75 | 制造商:Intel 功能描述:MM#876051_32M FLASH |
| PC28F320J3D-75 | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:Numonyx Embedded Flash Memory |
| PC28F320J3D75A | 功能描述:IC FLASH 32MBIT 75NS 64EZBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| PC28F320J3D75B | 功能描述:IC FLASH 32MBIT 75NS 64EZBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| PC28F320J3D75D | 功能描述:IC FLASH 32MBIT 75NS 64EZBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。