- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3861 > P89V660FBC,557 (NXP Semiconductors)IC 80C51 MCU FLASH 16K 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | P89V660FBC,557 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 20/90頁 |
| 文件大小： | 0K |
| 描述： | IC 80C51 MCU FLASH 16K 44-TQFP |
| 產(chǎn)品培訓模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 標準包裝： | 800 |
| 系列： | 89V |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 36 |
| 程序存儲器容量： | 16KB（16K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 512 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 706 (CN2011-ZH PDF) |
| 配用： | 622-1001-ND - USB IN-CIRCUIT PROG 80C51ISP |
| 其它名稱： | 568-2433 935280829557 P89V660FBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
P89V660_662_664
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3.1 — 17 October 2011
27 of 90
NXP Semiconductors
P89V660/662/664
80C51 with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI
Table 15.
I2C-bus control register (S1CON - address D8H) bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
CR2
ENS1
STA
STO
SI
AA
CR1
CR0
Reset
x
000
00x
0
Table 16.
I2C-bus control register (S1CON - address D8H) bit description
Bit
Symbol
Description
7,1,0
CR2:0
SCL clock selection. See Table 17.
2
AA
The Assert Acknowledge Flag. When set to 1, an acknowledge (LOW-state to SDA) will be returned
during the acknowledge clock pulse on the SCL line on the following situations:
1. The ‘own slave address’ has been received.
2. The general call address has been received while the general call bit (GC) in S1ADR is set.
3. A data byte has been received while the I2C-bus interface is in the Master Receiver mode.
4. A data byte has been received while the I2C-bus interface is in the addressed Slave Receiver
mode.
When cleared to 0, an not acknowledge (HIGH-state to SDA) will be returned during the acknowledge
clock pulse on the SCL line on the following situations:
1. A data byte has been received while the I2C-bus interface is in the Master Receiver mode.
2. A data byte has been received while the I2C-bus interface is in the addressed Slave Receiver
mode.
3SI
I2C-bus Interrupt Flag. This bit is set when one of the 25 possible I2C-bus states is entered. When EA
bit and EI2C (IEN1.0) bit are both set, an interrupt is requested when SI is set. Must be cleared by
software by writing 0 to this bit.
4
STO
STOP Flag. STO = 1: In master mode, a STOP condition is transmitted to the I2C-bus. When the bus
detects the STOP condition, it will clear STO bit automatically. In slave mode, setting this bit can
recover from an error condition. In this case, no STOP condition is transmitted to the bus. The
hardware behaves as if a STOP condition has been received and it switches to ‘not addressed’ Slave
Receiver mode. The STO flag is cleared by hardware automatically.
5
STA
Start Flag. STA = 1: I2C-bus enters master mode, checks the bus and generates a START condition if
the bus is free. If the bus is not free, it waits for a STOP condition (which will free the bus) and
generates a START condition after a delay of a half clock period of the internal clock generator. When
the I2C-bus interface is already in master mode and some data is transmitted or received, it transmits
a repeated START condition. STA may be set at any time, it may also be set when the I2C-bus
interface is in an addressed slave mode. STA = 0: no START condition or repeated START condition
will be generated.
6ENS1
I2C-bus Interface Enable. When set, enables the I2C-bus interface. When clear, the I2C-bus function is
disabled.
Table 17.
I2C-bus clock rates
CR2:0
Bit frequency at fosc
6-clock mode
12-clock mode
fosc divided by
6 MHz
12 MHZ
6 MHz
12 MHz
6X
12X
000
479423
47128
256
001
54
107
27
54
112
224
010
63
125
31
63
96
192
011
75
150
37
75
80
160
100
12.5
25
6.25
12.5
480
960
相關PDF資料 |
PDF描述 |
|---|---|
| P89V662FBC,557 | IC 80C51 MCU FLASH 32K 44-TQFP |
| PIC32MX130F064B-I/SO | IC MCU 32BIT 64KB FLASH 28-SOIC |
| PIC32MX220F032D-I/ML | IC MCU 32BIT 32KB FLASH 44QFN |
| PIC18LF26K80-I/MM | MCU PIC 64KB FLASH 28QFN |
| PIC18F26K80-I/MM | MCU PIC 64KB FLASH 28QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P89V662 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
| P89V662FA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
| P89V662FA,512 | 功能描述:8位微控制器 -MCU 80C51 32K FL / 1K RM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P89V662FBC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
| P89V662FBC,557 | 功能描述:8位微控制器 -MCU 80C51 32K FL / 1K RM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。