參數(shù)資料
型號(hào): P80CE598
廠商: NXP Semiconductors N.V.
英文描述: 8-bit microcontroller with on-chip CAN
中文描述: 8位微控制器芯片的CAN
文件頁(yè)數(shù): 40/108頁(yè)
文件大?。?/td> 507K
代理商: P80CE598
1996 Jun 27
40
Philips Semiconductors
Product specification
8-bit microcontroller with on-chip CAN
P8xCE598
13.5.6
I
NTERRUPT
R
EGISTER
(IR)
The Interrupt Register allows the identification of an interrupt source. When one or more bits of this register are set, a
CAN interrupt (SI01) will be indicated to the CPU. All bits are reset by the CAN-controller after this register is read by the
CPU. This register appears to the CPU as a read only memory.
Table 38
Interrupt Register (address 3)
Table 39
Description of the IR bits
Notes
1.
2.
Overrun Interrupt bit (if enabled) and Data Overrun bit (see Section 13.5.5) are set at the same time.
Receive Interrupt bit (if enabled) and Receive Buffer Status bit (see Section 13.5.5) are set at the same time.
7
6
5
4
3
2
1
0
WUI
OI
EI
TI
RI
BIT
SYMBOL
FUNCTION
7
6
5
4
WUI
Reserved.
Reserved.
Reserved.
Wake-Up Interrupt
. The value of WUI is set to:
HIGH (set), when the sleep mode is left. See Section 13.5.4.
LOW (reset), by a read access of the Interrupt Register by the CPU.
Overrun Interrupt
(note 1). The value of OI is set to:
HIGH (set), if both Receive Buffers contain a message and the first byte of another
message should be stored (passed acceptance), and the Overrun Interrupt Enable is
HIGH (enabled).
LOW (reset), by a read access of the Interrupt Register by the CPU.
Error Interrupt
. The value of EI is set to:
HIGH (set), on a change of either the Error Status or Bus Status bits, if the Error
Interrupt Enable is HIGH (enabled). See Section 13.5.5.
LOW (reset), by a read access of the Interrupt Register by the CPU.
Transmit Interrupt
. The value of TI is set to:
HIGH (set), on a change of the Transmit Buffer Access from LOW to HIGH (released)
and
Transmit Interrupt Enable is HIGH (enabled).
LOW (reset), after a read access of the Interrupt Register by the CPU.
Receive Interrupt
(note 2). The value of RBS is set to:
HIGH (set), when a new message is available in the Receive Buffer and the Receive
Interrupt Enable bit is HIGH (enabled).
LOW (reset) automatically by a read access of Interrupt Register by the CPU.
3
OI
2
EI
1
TI
0
RI
相關(guān)PDF資料
PDF描述
P83CL781 Low voltage 8-bit microcontrollers with UART and I2C-bus
P83CL781HFH Low voltage 8-bit microcontrollers with UART and I2C-bus
P83CL781HFP Low voltage 8-bit microcontrollers with UART and I2C-bus
P83CL782 Low voltage 8-bit microcontrollers with UART and I2C-bus
P83CL782HDH Low voltage 8-bit microcontrollers with UART and I2C-bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P80CE598FFB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P80CE598FFB/00,518 功能描述:8位微控制器 -MCU 8B MCU ON-CHIP CAN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P80CE598FFB/00,557 功能描述:8位微控制器 -MCU 8B MCU ON-CHIP CAN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P80CE598FFB/00551 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SM-8-BIT MCU+CAN
P80CE598FHB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN