參數(shù)資料
型號(hào)： ORSO82G5-3FN680C
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 70/153頁
文件大小： 0K
描述： IC TRANCEIVERS FPSC 680FPBGA
產(chǎn)品變化通告： Product Discontinuation 01/Aug/2011
標(biāo)準(zhǔn)包裝： 24
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
23
The receive PLL has two modes of operation as follows: lock to reference and lock to data with retiming. The con-
trol bit LCKREFN_xx selects the operating mode. When setup to lock to data and no data or invalid data are
present on the HDINP and HDINN pins, the receive VCO will not lock to data and its frequency can drift outside of
the nominal ±100 ppm range. Under this condition, the receive PLL will lock to REFCLK for a xed time interval and
then will attempt to lock to receive data. The process of attempting to lock to data, then locking to clock will repeat
until valid input data exists. The default mode is lock to reference.
The recovered byte clock (RBC0) is only centered on the data when operating in the lock to data mode. In the lock
to reference mode, RBC0 is not centered on the data and may not capture the correct byte value.
The SERDES receives MSB rst and LSB last. Hence LDOUTx[7] is the bit that is received rst and LDOUTx[0] is
the bit that is received last.
8:32 DEMUX
The SERDES provides an eight bit data bus, and a clock, RBC0, which has a rising edge which occurs in the cen-
ter of the valid data region. The DEMUX block will create one 32-bit data word from the single 8-bit bus. The
DEMUX block will also provide a 77.76 MHz clock (divide-by-4 clock of RBC0) called RWCKxx to the rest of the
logic blocks such as the framer, descrambler, cell extractor and FIFOs.
Figure 9. 8:32 DEMUX Block
In the DEMUX block, LDOUTx[7:0] is demultiplexed to a 32-bit data bus synchronous to the derived 77.76 MHz
clock generated by dividing the 311.04 MHz clock by four. The 77.76 MHz clock is used by the remaining embed-
ded blocks, as well as being fed to the FPGA. Receive data from the DEMUX block is unframed. Parallel data can
be sent directly to the FPGA logic (SERDES only mode) or to the framer block for processing. Bit and byte align-
ment for the DEMUX block is shown in Figure 10.
FROM SERDES
RBC (311 MHz)
8
LDOUTx[7:0]
8:32
DEMUX
32
@ 77.76 MHz
77.76 MHz
To Framer Block
or Final Output Mux
RWCKxx
相關(guān)PDF資料
PDF描述
PIC32MX675F256L-80I/PT IC MCU 32BIT 256KB FLASH 100TQFP
D38999/26FE26SC CONN PLUG 26POS STRAIGHT W/SCKT
MSP430F4783IPZ IC MCU 16BIT 48KB FLASH 100LQFP
MS27656T17F99S CONN RCPT 23POS WALL MNT W/SCKT
VI-J4B-IW-F3 CONVERTER MOD DC/DC 95V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORSO82G5-3FN680C1 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-G2-PAC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ORCA ORSO82G5-FPSC Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
ORSPI4 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1F1156C 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSPI4-1F1156I 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*