- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11733 > ORSO82G5-3FN680C (Lattice Semiconductor Corporation)IC TRANCEIVERS FPSC 680FPBGA PDF資料下載
參數(shù)資料
| 型號： | ORSO82G5-3FN680C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 68/153頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANCEIVERS FPSC 680FPBGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標準包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
21
The receiver section receives high-speed serial data at its differential CML input port. These data are fed to the
clock recovery section which generates a recovered clock and retimes the data. This means that the receive clocks
are asynchronous between channels. The retimed data are deserialized and presented as an 8-bit parallel data on
the output port. Two-phase receive byte clocks are available synchronous with the parallel words.
A fractional band-gap voltage generator is included on the design. An external resistor (3.32 kΩ ± 1%), connected
between the pins REXT and VSSREXT generates the bias currents within the chip. This resistor should be able to
handle at least 300 A.
32:8 MUX
The MUX block is responsible for converting 32 bits of data at 77.76 MHz to 8 bits of data at 311.04 MHz. It will
contain a small elastic store for clock domain transfer between the write clock from the FPGA to the divide-by-4
clock from the SERDES output clock (XCK311). It is recommended to use the clocking scheme shown later in
Figure 27, Figure 28 and Figure 29 to guarantee that this elastic store will not be overrun. The 32:8 MUX is also
responsible for producing the divide-by-4 clock from the SERDES output clock (XCK311) which is 311.04 MHz at a
line rate of 2.488 Gbps.
In the MUX block 32-bit data synchronous to the 77.76 MHz is multiplexed to LDOUTx[7:0] synchronous to the
311.04 MHz SERDES output clock. Parallel 32-bit data can be received directly from the FPGA logic (SERDES
only mode) or from the payload sub-block. Bit and byte alignment for the MUX block is shown in Figure 7.
Figure 7. Bit and Byte Alignment for MUX Block
The serialized data are available at the differential CML outputs to drive either an optical transmitter, coaxial media,
or circuit board/backplane. The transmitter’s CML output buffer is terminated on-chip by 86Ω to optimize the data
eye as well as to reduce the number of discrete components required. The differential output swing reaches a max-
imum of 1.2 VPP in the normal amplitude mode. A half amplitude mode can be selected via conguration register bit
HAMP_xx. Half amplitude mode can be used to reduce power dissipation when the transmission medium has min-
imal attenuation or for testing of the integrity (loss) of the physical medium.
A programmable preemphasis circuit is provided to boost the high frequencies in the transmit data signal to maxi-
mize the data eye opening at the far-end receiver. Preemphasis is particularly useful when the data are transmitted
over backplanes or low-quality coax cables which have a frequency-dependent amplitude loss. For example, for
FR4 material at 2.5 GHz, the attenuation compared to the 1.0 GHz value is about 3 dB. The attenuation is a result
of skin effect loss of the PCB conductor and the dielectric loss of the PCB substrate. This attenuation causes inter-
symbol interface which results in the closing of the data eye at the receiver.
Time
W
O
R
D
3
W
O
R
D
2
W
O
R
D
1
W
O
R
D
0
32:8
MUX
W
0
W
1
W
2
W
3
Bit and Byte alignment of the
32-bit 77MHz data LDIN[0:7]
through the 32:8 MUX block
to LDIN[0:7 is shown in the
diagram to the left.
7
0
7
0
31
0
相關PDF資料 |
PDF描述 |
|---|---|
| PIC32MX675F256L-80I/PT | IC MCU 32BIT 256KB FLASH 100TQFP |
| D38999/26FE26SC | CONN PLUG 26POS STRAIGHT W/SCKT |
| MSP430F4783IPZ | IC MCU 16BIT 48KB FLASH 100LQFP |
| MS27656T17F99S | CONN RCPT 23POS WALL MNT W/SCKT |
| VI-J4B-IW-F3 | CONVERTER MOD DC/DC 95V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ORSO82G5-3FN680C1 | 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO82G5-G2-PAC-EV | 功能描述:可編程邏輯 IC 開發(fā)工具 ORCA ORSO82G5-FPSC Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: |
| ORSPI4 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Dual SPI4 Interface and High-Speed SERDES FPSC |
| ORSPI4-1F1156C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSPI4-1F1156I | 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復。