參數(shù)資料
型號(hào)： NSC800D
廠商： National Semiconductor Corporation
英文描述： NSC800TM High-Performance Low-Power CMOS Microprocessor
中文描述： NSC800TM高性能低功耗CMOS微處理器
文件頁(yè)數(shù)： 11/76頁(yè)
文件大?。?/td> 785K
代理商： NSC800D
8.0 Functional Description
(Continued)
8.1 REGISTER ARRAY
The NSC800 register array is divided into two parts: the
dedicated registers and the working registers, as shown in
Figure 2.
V
Accumulator Flags Accumulator Flags
Main Reg. Set
Alternate Reg. Set
WV
W
A
F
A
ê
B
ê
D
ê
H
ê
F
ê
C
ê
E
ê
B
C
Working
Registers
D
E
H
L
L
ê
Interrupt
Vector I
Memory
Refresh R
Index Register IX
Dedicated
Registers
Index Register IY
Stack Pointer SP
Program Counter PC
–
FIGURE 2. NSC800 Register Array
8.2 DEDICATED REGISTERS
There are 6 dedicated registers in the NSC800: two 8-bit
and four 16-bit registers (see Figure 3).
Although their contents are under program control, the pro-
gram has no control over their operational functions, unlike
the CPU working registers. The function of each dedicated
register is described as follows:
CPU Dedicated Registers
Program Counter PC
Stack Pointer SP
Index Register IX
Index Register IY
Interrupt Vector Register I
Memory Refresh Register R
(16)
(16)
(16)
(16)
(8)
(8)
FIGURE 3. Dedicated Registers
8.2.1 Program Counter (PC)
The program counter contains the 16-bit address of the cur-
rent instruction being fetched from memory. The PC incre-
ments after its contents have been transferred to the ad-
dress lines. When a program jump occurs, the PC receives
the new address which overrides the incrementer.
There are many conditional and unconditional jumps, calls,
and return instructions in the NSC800’s instruction reper-
toire that allow easy manipulation of this register in control-
ling the program execution (i.e. JP NZ nn, JR Zd2, CALL
NC, nn).
8.2.2 Stack Pointer (SP)
The 16-bit stack pointer contains the address of the current
top of stack that is located in external system RAM. The
stack is organized in a last-in, first-out (LIFO) structure. The
pointer decrements before data is pushed onto the stack,
and increments after data is popped from the stack.
Various operations store or retrieve, data on the stack. This,
along with the usage of subroutine calls and interrupts, al-
lows simple implementation of subroutine and interrupt
nesting as well as alleviating many problems of data manip-
ulation.
8.2.3 Index Register (IX and IY)
The NSC800 contains two index registers to hold indepen-
dent, 16-bit base addresses used in the indexed addressing
mode. In this mode, an index register, either IX or IY, con-
tains a base address of an area in memory making it a point-
er for data tables.
In all instructions employing indexed modes of operation,
another byte acts as a signed two’s complement displace-
ment. This addressing mode enables easy data table ma-
nipulations.
8.2.4 Interrupt Register (I)
When the NSC800 provides a Mode 2 response to INTR,
the action taken is an indirect call to the memory location
containing the service routine address. The pointer to the
address of the service routine is formed by two bytes, the
high-byte is from the I Register and the low-byte is from the
interrupting peripheral. The peripheral always provides an
even address for the lower byte (LSB
e
0). When the proc-
essor receives the lower byte from the peripheral it concate-
nates it in the following manner:
I Register
External byte
8 bits
0
u
The LSB of the external byte must be zero.
FIGURE 4a. Interrupt Register
The even memory location contains the low-order byte, the
next consecutive location contains the high-order byte of
the pointer to the beginning address of the interrupt service
routine.
8.2.5 Refresh Register (R)
For systems that use dynamic memories rather than static
RAM’s, the NSC800 provides an integral 8-bit memory re-
fresh counter. The contents of the register are incremented
after each opcode fetch and are sent out on the lower por-
tion of the address bus, along with a refresh control signal.
This provides a totally transparent refresh cycle and does
not slow down CPU operation.
The program can read and write to the R register, although
this is usually done only for test purposes.
11
相關(guān)PDF資料
PDF描述
NSC800E NSC800TM High-Performance Low-Power CMOS Microprocessor
NSC800N NSC800TM High-Performance Low-Power CMOS Microprocessor
NSC800V NSC800TM High-Performance Low-Power CMOS Microprocessor
NSC858 NSC858 Universal Asynchronous Receiver/Transmitter
NSC858D NSC858 Universal Asynchronous Receiver/Transmitter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NSC800D/883C 制造商: 功能描述: 制造商:undefined 功能描述:
NSC800D/B 制造商:Rochester Electronics LLC 功能描述:- Bulk
NSC800D-1I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor
NSC800D-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor
NSC800D-3/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*