- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363666 > NSBMC033 (National Semiconductor Corporation) Burst Memory Controller(脈沖存儲(chǔ)控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | NSBMC033 |
| 廠(chǎng)商： | National Semiconductor Corporation |
| 英文描述： | Burst Memory Controller(脈沖存儲(chǔ)控制器) |
| 中文描述： | 突發(fā)內(nèi)存控制器（脈沖存儲(chǔ)控制器） |
| 文件頁(yè)數(shù)： | 10/18頁(yè) |
| 文件大?。?/td> | 266K |
| 代理商： | NSBMC033 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Application Example
System Clock:
25 MHz
16
m
s per row
(0
c
18)
1 MB x 1
(Size
e
1)
Signal 1
e
CEA, Signal 2
e
CEB
(Mode 1)
Refresh Rate:
Memory Size:
Buffer Mode:
Interleave:
Enabled
Row Address Hold:
(/2
clock cycle
(
Row Address Hold
e
0)
Cycle Extend:
Disabled
(3 clock RAS derived from
t
RSHL
of NSBMC096, RAS access time
of DRAM, buffer delay of 74FCT245
and setup time of the processor’s data
inputs)
Burst Write:
Disabled
Base Address:
8 MB
(0b000000000100)
Required Configuration for startup
0000
0000
1000
1000
1001
0110
0000
0000
(0x00889600)
Configuration Setup
0xFF0F0000 (0xFF0F0000, 0);
0xFF0F0658 (0xFF0F0400
a
(0x96
m
2), 0);
0xFF0F0A20 (0xFF0F0800
a
(0x88
m
2), 0);
0xFF0F0C00 (0xFF0F0C00, 0);
/
*
Config. bits 7..0
e
0
*
/
/
*
Config. bits 15..8
e
0
*
/
/
*
Config. bits 23..16
e
0
*
/
/
*
Config. bits 31..24
e
0
*
/
The ease with which the NSBMC096 may be integrated into
a system design is illustrated in the diagram inFigure 4. The
system shown supports an i960 CA/CF with between 2 and
128 MB of memory, depending on the devices selected,
managed by a single NSBMC096. This specific example ac-
commodates 1 MB x 1, 4 MB x 1 or 16 MB x 1 devices.
Connection of the NSBMC096 to the i960 CA/CF processor
is accomplished simply by wiring together pins with the
same names. The only exceptions are READY and BTERM.
If the NSBMC096 is the only device that generates these
two signals, they can be connected directly to the appropri-
ate inputs of the processor and require only a small pull up
resistor to keep them de-asserted when in the high imped-
ance state.
If multiple processor peripherals are connected to READY
or BTERM, 3-state drivers should be used in such a manner
that the signals are actively de-asserted prior to the driver
being placed in its’ high impedance state. If this rule is fol-
lowed, a simple ‘‘wire or’’ can be used. Alternately, all
sources of READY or BTERM can be combined using multi-
ple input gates and the processor signals driven by the out-
puts.
TL/V/11805–7
FIGURE 4. Possible System Interconnection using V96BMC
(Mode 1 where TXA is used as CEA and TXB as CEB)
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NSBMC096VF | NSBMC096-16/-25/-33 Burst Memory Controller |
| NSBMC096-16 | NSBMC096-16/-25/-33 Burst Memory Controller |
| NSBMC290-16 | Burst Mode Memory Controller |
| NSBMC290UP | Burst Mode Memory Controller |
| NSBMC290VF | Burst Mode Memory Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NSBMC096 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述: |
| NSBMC096-16 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:NSBMC096-16/-25/-33 Burst Memory Controller |
| NSBMC096VF | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:NSBMC096-16/-25/-33 Burst Memory Controller |
| NSBMC096VF-16 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DRAM Controller |
| NSBMC096VF-25 | 功能描述:IC CONTROLLER BURST MEM 132-PQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 控制器類(lèi)型:靜態(tài) RAM（SRAM） 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。