- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361102 > NCP5322ADWR2G (ON SEMICONDUCTOR) Two−Phase Buck Controller with Integrated Gate Drivers and 5−Bit DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | NCP5322ADWR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類(lèi)： | 穩(wěn)壓器 |
| 英文描述： | Two−Phase Buck Controller with Integrated Gate Drivers and 5−Bit DAC |
| 中文描述： | 1.5 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | LEAD FREE, SOIC-28 |
| 文件頁(yè)數(shù)： | 21/31頁(yè) |
| 文件大小： | 726K |
| 代理商： | NCP5322ADWR2G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)
NCP5322A
http://onsemi.com
21
at the highest ambient temperature. Power dissipation has two
primary contributors: conduction losses and switching losses.
The control or upper MOSFET will display both switching
and conduction losses. The synchronous or lower MOSFET
will exhibit only conduction losses because it switches into
nearly zero voltage. However, the body diode in the
synchronous MOSFET will suffer diode losses during the
nonoverlap time of the gate drivers.
For the upper or control MOSFET, the power dissipation
can be approximated from:
PD,CONTROL
(ILo,MAX
(Qoss2
(IRMS,CNTL2
QswitchIg
VIN
fSW)
RDS(on))
VIN
(VIN
fSW)
QRR
fSW)
(19)
The first term represents the conduction or IR losses when
the MOSFET is ON while the second term represents the
switching losses. The third term is the losses associated with
the
control and synchronous
MOSFET output charge when
the control MOSFET turns ON. The output losses are caused
by both the control and synchronous MOSFET but are
dissipated only in the control FET. The fourth term is the loss
due to the reverse recovery time of the body diode in the
synchronous
MOSFET. The first two terms are usually
adequate to predict the majority of the losses.
Where I
RMS,CNTL
is the RMS value of the trapezoidal
current in the control MOSFET:
(20)
IRMS,CNTL
[D
(ILo,MAX2
ILo,MIN2) 3]1 2
ILo,MAX
ILo,MIN
I
Lo,MAX
is the maximum output inductor current:
ILo,MAX
IO,MAX2
ILo2
(21)
I
Lo,MIN
is the minimum output inductor current:
ILo,MIN
IO,MAX2
I
O,MAX
is the maximum converter output current.
D is the duty cycle of the converter:
ILo2
(22)
D
VOUTVIN
(23)
I
Lo
is the peaktopeak ripple current in the output
inductor of value Lo:
ILo
(VIN
VOUT)
D (Lo
fSW)
(24)
R
DS(on)
is the ON resistance of the MOSFET at the
applied gate drive voltage.
Q
switch
is the post gate threshold portion of the
gatetosource charge plus the gatetodrain charge. This
may be specified in the data sheet or approximated from the
gatecharge curve as shown in the Figure 17.
Qswitch
Qgs2
Qgd
(25)
I
D
V
GATE
V
DRAIN
Q
GD
Q
GS2
Q
GS1
V
GS_TH
Figure 17. MOSFET Switching Characteristics
I
g
is the output current from the gate driver IC.
V
IN
is the input voltage to the converter.
f
sw
is the switching frequency of the converter.
Q
G
is the MOSFET total gate charge to obtain R
DS(on)
.
Commonly specified in the data sheet.
V
g
is the gate drive voltage.
Q
RR
is the reverse recovery charge of the
lower
MOSFET.
Q
oss
is the MOSFET output charge specified in the data
sheet.
For the lower or synchronous MOSFET, the power
dissipation can be approximated from:
PD,SYNCH
(IRMS,SYNCH2
(Vfdiode
IO,MAX2
RDS(on))
t_nonoverlap
fSW)
(26)
The first term represents the conduction or IR losses when
the MOSFET is ON and the second term represents the diode
losses that occur during the gate nonoverlap time.
All terms were defined in the previous discussion for the
control MOSFET with the exception of:
(27)
IRMS,SYNCH
(ILo,MAX2
[(1
D)
ILo,MAX
ILo,MIN
ILo,MIN2) 3]1 2
where:
Vf
diode
is the forward voltage of the MOSFET’s intrinsic
diode at the converter output current.
t_nonoverlap is the nonoverlap time between the upper
and lower gate drivers to prevent cross conduction. This
time is usually specified in the data sheet for the control
IC.
When the MOSFET power dissipations are known, the
designer can calculate the required thermal impedance to
maintain a specified junction temperature at the worst case
ambient operating temperature
T
(TJ
TA) PD
(28)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCP5331FTR2G | Two-Phase PWM Controller with Integrated Gate Drivers |
| NCP5331 | Two-Phase PWM Controller with Integrated Gate Drivers |
| NCP5331FTR2 | Two-Phase PWM Controller with Integrated Gate Drivers |
| NCP5383 | Two Phase Buck Controller with Integrated Gate Drivers and AVP |
| NCP5422ADR2G | Dual Out−of−Phase Synchronous Buck Controller with Current Limit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NCP5331 | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Two-Phase PWM Controller with Integrated Gate Drivers |
| NCP5331/D | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Two Phase PWM Controller with Integrated Gate Drivers |
| NCP5331_05 | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Two-Phase PWM Controller with Integrated Gate Drivers |
| NCP5331FTR2 | 功能描述:DC/DC 開(kāi)關(guān)控制器 2 Phase Buck w/Gate RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| NCP5331FTR2G | 功能描述:DC/DC 開(kāi)關(guān)控制器 2 Phase Buck w/Gate Drivers for Athlon RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。