- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359265 > MX98715AL SINGLE CHIP FAST ETHERNET NIC CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | MX98715AL |
| 英文描述： | SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| 中文描述： | 單晶片快速以太網(wǎng)卡控制器 |
| 文件頁數(shù)： | 16/32頁 |
| 文件大小： | 215K |
| 代理商： | MX98715AL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
16
P/N:PM0537
REV. 1.2, FEB. 24, 1999
MX98715A
Field
10
Name
ETI
Description
Early Transmit Interrupt, indicating the packet to be transmitted was fully transferred to
internal TX FIFO. CSR5<0> will automatically clears this bit.
Receive Watchdog Timeout, reflects the network line status where receive watchdog timer
has expired while the other node is still active on the network.
Write only, when written with any value, MX98715A reads receive descriptor list in host
memory pointed by CSR4 and processes the list.
Receive Buffer Unavailable, the receive process is suspended due to the next descriptor
in the receive list is owned by host. If no receive poll command is issued, the reception
process resumes when the next recognized incoming frame is received.
Receive Interrupt, indicating the completion of a frame reception.
Transmit Underflow, indicating transmit FIFO has run empty before the completion of a
packet transmission.
When autonegotiation is not enabled ( CSR14<7>=0 ), this bit indicates that the 10 Base-
T link integrity test has completed successfully, after the link was down. This bit is also set
as as a result of writing 0 to CSR14<12> ( Link Test Enable ).
When Autonegotiation is enabled ( CSR14<7> =1 ) , this bit indicates that the autonegotiation
has completed ( CSR12<14:12>=5 ). CSR12 should then be read for a link status report.
This bit is only valid when CSR6<18>=0, i.e. 10 Base-T port is selected Link Fail interrupt
( CSR5<12> ) will automatically clears this bit.
Transmit Jabber Timeout, indicating the MX98715 has been excessively active. The trans-
mit process is aborted and placed in the stopped state. TDES0<1> is also set.
Transmit Buffer Unavailable, transmit process is suspended due to the next descriptor in
the transmit list is owned by host.
Transmit Process Stopped.
Transmit Interrupt. indicating a frame transmission was completed.
9
RWT
8
RPS
7
RU
6
5
RI
UNF
4
LPANCI
3
TJT
2
TU
1
0
TPS
TI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98727 | SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER |
| MX98742 | FEBC 100 Base Fast Ethernet Bridge Controller |
| MX98902A(PLCC) | LAN Node Controller |
| MX98902A(PQFP) | LAN Node Controller |
| MX98902A(SQFP) | LAN Node Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98715BEC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:APPLICATION NOTE |
| MX98725 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX98726 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE |
| MX98726AEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| MX98726EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。