- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT9162AN1 (ZARLINK SEMICONDUCTOR INC) 5 Volt Single Rail Codec PDF資料下載
參數(shù)資料
| 型號： | MT9162AN1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 編解碼器 |
| 英文描述： | 5 Volt Single Rail Codec |
| 中文描述： | A/MU-LAW, PROGRAMMABLE CODEC, PDSO20 |
| 封裝： | 5.30 MM, SSOP-20 |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 568K |
| 代理商： | MT9162AN1 |
MT9162
Data Sheet
3
Zarlink Semiconductor Inc.
Overview
The 5 V single rail Codec features complete Analog/Digital and Digital/Analog conversion of audio signals
(Filter/Codec) and an analog interface to a standard analog transmitter and receiver (Analog Interface). The
receiver amplifier is capable of driving a 20 k ohm load.
Functional Description
Filter/Codec
The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain
compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are
programmable. These are ITU-T G.711 A-law or
μ
-Law, with true-sign/Alternate Digit Inversion.
The Filter/Codec block also implements a transmit audio path gain in the analog domain. Figure 3 depicts the
nominal half-channel for the MT9162.
The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide
dynamic range from a single 5 volt supply design. This fully differential architecture is continued into the analog
interface section to provide full chip realization of these capabilities for the external functions.
A reference voltage (V
Ref
), for the conversion requirements of the Codec section, and a bias voltage (V
Bias
), for
biasing the internal analog sections, are both generated on-chip. V
Bias
is also brought to an external pin so that it
may be used for biasing external gain setting amplifiers. A 0.1
μ
F capacitor must be connected from V
Bias
to analog
ground at all times. Likewise, although V
Ref
may only be used internally, a 0.1
μ
F capacitor from the V
Ref
pin to
ground is required at all times. The analog ground reference point for these two capacitors must be physically the
same point. To facilitate this the V
Ref
and V
Bias
pins are situated on adjacent pins.
The transmit filter is designed to meet ITU-T G.714 specifications. An anti-aliasing filter is included. This is a second
order lowpass implementation with a corner frequency at 25 kHz.
The receive filter is designed to meet ITU-T G.714 specifications. Filter response is peaked to compensate for the
sinx/x attenuation caused by the 8 kHz sampling rate.
Companding law selection for the Filter/Codec is provided by the A/
μ
companding control pin. Table 1 illustrates
these choices.
16
AOUT-
Inverting Analog Output.
(balanced).
17
AOUT+
Non-Inverting Analog Output.
(balanced).
18
V
SS
Ground.
Nominally 0 volts.
19
Ain-
Inverting Analog Input.
No external anti-aliasing is required.
20
Ain+
Non-Inverting Analog Input.
Non-inverting input. No external anti-aliasing is required.
Pin Description (continued)
Pin #
Name
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9171AE1 | Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171 | ISO2-CMOS ST-BUS FAMILY |
| MT9171AE | ISO2-CMOS ST-BUS FAMILY |
| MT9171AN | ISO2-CMOS ST-BUS FAMILY |
| MT9171AP | ISO2-CMOS ST-BUS FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9162AS | 制造商:Microsemi Corporation 功能描述:CODEC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC MFC 5V 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC MFC 5V 20SOIC |
| MT9171 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
| MT9171_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
| MT9171AE1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。