參數(shù)資料
型號: MT8966AS
廠商: Mitel Networks Corporation
元件分類: Codec
英文描述: Integrated PCM Filter Codec
中文描述: 集成的PCM編解碼器
文件頁數(shù): 11/32頁
文件大小: 607K
代理商: MT8966AS
MT8960/61/62/63/64/65/66/67
Data Sheet
11
Zarlink Semiconductor Inc.
Table 3 - Control States - Register B
Powerdown
Powerdown of the chip is achieved in several ways:
Internal Control:
1)
Initial Power-up. Initial application of V
DD
and V
EE
causes powerdown for a period of 25 clock cycles and
during this period the chip will accept input only from C2i. The B-register is reset to zero forcing SD0-5 to
be inactive. Bits 0-5 of Register A (gain adjust bits) are forced to zero and bits 6 and 7 of Register A
become logic high thus reinforcing the powerdown.
Loss of C2i. Powerdown is entered 10 to 40
μ
s after C2i has assumed a continuous logic high (V
DD
). In
this condition the chip will be in the same state as in (1) above.
Note:
If C2i stops at a continuous logic low (GNDD), the digital data and status is indeterminate.
2)
External Control:
1)
Register A. Powerdown is controlled by bits 6 and 7 (when both at logic high) of Register A which in turn
receives its control word input via CSTi, when F1i is low and CA input is either at V
EE
or GNDD. Power is
removed from the filters and analog sections of the chip. The analog output buffer at V
R
will be connected
to GNDA. DSTo becomes high impedance and the clocks to the majority of the logic are stopped. SD
outputs are unaffected and may be updated as normal.
CSTi
Input. With CA at V
EE
and CSTi held at continuous logic high the chip assumes the same state as
described in External Control (1) above.
2)
0
1
Transmit filter testing, i.e.:
Transmit filter input connected to V
X
input
Receive filter and Buffer disconnected from V
R
1
0
Receive filter testing, i.e.:
Receive filter input connected to V
X
input
Receive filter input disconnected from codec
1
1
Codec testing i.e.:
Codec analog input connected to V
X
Codec analog input disconnected from transmit filter output
Codec analog output connected to V
R
V
R
disconnected from receive filter output
BITS 0-2
LOGIC CONTROL OUTPUTS SD
0
-SD
2
相關(guān)PDF資料
PDF描述
MT8981DP1 ISO-CMOS ST-BUS
MT8981DPR ISO-CMOS ST-BUS
MT8981DPR1 ISO-CMOS ST-BUS
MT8981D-1 ISO-CMOS ST-BUS⑩ FAMILY Digital Switch
MT8981DE ISO-CMOS ST-BUS⑩ FAMILY Digital Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8966AS1 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:PCM FLTR CODEC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC
MT8966ASR1 制造商:Microsemi Corporation 功能描述:AUD CODEC 1ADC / 1DAC 20SOIC W - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC U-LAW CCITT PCM 20SOIC
MT8967 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated PCM Filter Codec
MT8967AS 制造商:Microsemi Corporation 功能描述:
MT8967AS1 制造商:Microsemi Corporation 功能描述:AUD CODEC 1ADC / 1DAC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC A-LAW CCITT PCM 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC A-LAW CCITT PCM 20SOIC