參數(shù)資料
型號(hào)： MT8930C
廠商： Zarlink Semiconductor Inc.
英文描述： Subscriber Network Interface Circuit
中文描述： 用戶網(wǎng)絡(luò)接口電路
文件頁(yè)數(shù)： 3/41頁(yè)
文件大小： 2516K
代理商： MT8930C
Data Sheet
MT8930C
3
9
16
R/W
/
WR
AFT/PRI
Read/Write or Write Input (Cmode = 1):
defines the data bus transfer as a read (R/
W=1) or a write (R/W=0) in Motorola bus mode. Redefined to WR in Intel bus mode.
Adaptive-Fixed Timing/Priority Select Input (Cmode=0)
: in NT mode, causes the
PLL and Rx filters and peak detectors to be disabled in favour of fixed timing and fixed
thresholds for short passive bus operation (0=fixed, 1=adaptive). In TE mode, this is the
Priority input. High priority (PRI=1) is normally reserved for signalling.
10
17
DS/RD
DinB
Data Strobe/Read Input (Cmode = 1):
active high input indicates to the SNIC that
valid data is on the bus during a write operation or that the SNIC must output data
during a read operation in Motorola bus mode. Redefined to RD in Intel bus mode.
D-Channel in B1 Timeslot Input (Cmode = 0):
active high input that causes all
eight ST-BUS D-channel bits, instead of the usual two bits, to be routed to and
from the S-interface B1 timeslot. When active, marks are transmitted in the
S-interface D-channel.
Address Strobe/Address Latch Enable Input (Cmode = 1):
in Motorola bus mode
the falling edge is used to strobe the address into the SNIC during microprocessor
access. Redefined to ALE in Intel bus mode.
Parallel/Serial Control Input (Cmode = 0):
determines if the serial C-channel
(
P
/
SC=0) or microport pins (P/SC=1) are the source of chip control when controllerless
mode is selected. If the ST-BUS is chosen as the source, the dedicated Control input
pins are ignored but the status output pins remain valid.
11
19
AS/ALE
P/SC
12
20
CS
DReq
IC
Chip Select Input (Cmode=1):
active low input used to select the SNIC for
microprocessor access
.
D-Channel Request Input (Cmode = 0):
an active high input that in TE mode only
causes the SNIC to transmit a “01111110” flag immediately if the D-channel is free, or
wait until it becomes available and then transmit the flag. The DCack signals the
successful acquisition of the D-channel. If DReq is tied low, continuous ones are
transmitted in the S-Bus D-channel.
Internal Connection (Cmode = 0):
tie to V
SS
for normal operation in NT mode only.
Interrupt Request (Open Drain Output) (Cmode = 1):
an output indicating an
unmasked HDLC interrupt. The interrupt remains active until the microprocessor clears
it by reading the HDLC Interrupt Status Register. This interrupt source is enabled with
B2=0 of Master Control Register.
New Data Available (Open Drain Output) (Cmode = 1):
an active low output signal
indicating availability of new data from the S-Bus. This signal is selected with B2=1 of
Master Control Register.
D-Channel Acknowledge (Open Drain Output) (Cmode = 0):
in TE mode only
indicates that the SNIC has gained access to the D-channel in response to a DReq and
has transmitted the first zero of an opening flag. The user should immediately begin
transmitting the rest of the packet over the ST-BUS D-channel. If this signal goes high
in the middle of transmission, the TE has lost the bus and must regain access of the D-
channel before retransmitting the packet.
Internal Connection (Open Drain Output) (C-mode=0).
This pin is not used in NT
mode and should be left disconnected.
This pin must be tied to V
DD
with a 10k
resistor.
Ground.
Bidirectional Address/Data Bus (Cmode = 1):
electrically and logically compatible to
either Intel or Motorola micro-bus specifications. If DS/RD is low on the rising edge of
AS/ALE then the chip operates to Motorola specs. If DS/RD is high on the rising edge
of AS/ALE Intel mode is selected. Taking Rsti low sets Motorola mode.
Internal State Outputs (Cmode =0):
Binary encoded state number outputs.
IS0
IS1
NT Mode
0
0
deactivated
0
1
pending deactivation
1
0
pending activation
1
1
activated
13
21
IRQ
NDA
DCack
IC
14
15-
22
22
V
SS
AD0-7
24-26
30-32
34-35
15-
16
24-
25
IS0-IS1
TE Mode
deactivated
synchronized
activation request
activated
Pin Description (continued)
Pin #
Name
Description
DIP
PLCC
相關(guān)PDF資料
PDF描述
MT8930CE Subscriber Network Interface Circuit
MT8930CP Subscriber Network Interface Circuit
MT8931C Subscriber Network Interface Circuit
MT8931CE Subscriber Network Interface Circuit
MT8931CP Subscriber Network Interface Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8930C-1 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit
MT8930CC 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Preliminary Information
MT8930CE 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Subscriber Network Interface Circuit
MT8930CP 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Subscriber Network Interface Circuit
MT8930CPR 制造商:Microsemi Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*