參數(shù)資料
型號(hào)： MT4LDT464AG
廠商： Micron Technology, Inc.
英文描述： 4 Meg x 64 Nonbuffered DRAM DIMMs(4 M x 64無(wú)緩沖動(dòng)態(tài)RAM雙列直插存儲(chǔ)器模塊)
中文描述： 4梅格× 64 Nonbuffered內(nèi)存插槽（4個(gè)M × 64無(wú)緩沖動(dòng)態(tài)RAM的雙列直插存儲(chǔ)器模塊）
文件頁(yè)數(shù)： 3/31頁(yè)
文件大小： 439K
代理商： MT4LDT464AG
1, 2, 4 Meg x 64 Nonbuffered DRAM DIMMs
DM67.p65 – Rev. 6/98
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1998, Micron Technology, Inc.
3
1, 2, 4 MEG x 64
NONBUFFERED DRAM DIMMs
OBSOLETE
SPD ACKNOWLEDGE
Acknowledge is a software convention used to indicate
successful data transfers. The transmitting device, either
master or slave, will release the bus after transmitting eight
bits. During the ninth clock cycle, the receiver will pull the
SDA line LOW to acknowledge that it received the eight bits
of data (Figure 3).
The SPD device will always respond with an acknowl-
edge after recognition of a start condition and its slave
address. If both the device and a write operation have been
selected, the SPD device will respond with an acknowledge
after the receipt of each subsequent eight-bit word. In the
read mode the SPD device will transmit eight bits of data,
release the SDA line and monitor the line for an acknowl-
edge. If an acknowledge is detected and no stop condition
is generated by the master, the slave will continue to trans-
mit data. If an acknowledge is not detected, the slave will
terminate further data transmissions and await the stop
condition to return to standby power mode.
SPD CLOCK AND DATA CONV ENTIONS
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are reserved
for indicating start and stop conditions (Figures 1 and 2).
SPD START CONDITION
All commands are preceded by the start condition, which
is a HIGH-to-LOW transition of SDA when SCL is HIGH.
The SPD device continuously monitors the SDA and SCL
lines for the start condition and will not respond to any
command until this condition has been met.
SPD STOP CONDITION
All communications are terminated by a stop condition,
which is a LOW-to-HIGH transition of SDA when SCL is
HIGH. The stop condition is also used to place the SPD
device into standby power mode.
SCL from Master
Data Output
from Transmitter
Data Output
from Receiver
9
8
Acknowledge
Figure 3
ACKNOWLEDGE RESPONSE FROM RECEIVER
Figure 1
DATA VALIDITY
Figure 2
DEFINITION OF START AND STOP
SCL
SDA
DATA STABLE
DATA STABLE
DATA
CHANGE
SCL
SDA
START
BIT
STOP
BIT
相關(guān)PDF資料
PDF描述
MT54V512H18A 512K x 18 Synchronous Pipelined Burst SRAM(9Mb，流水線式，同步脈沖靜態(tài)存儲(chǔ)器)
MT54V512H18E 512K x 18 Synchronous Pipelined Burst SRAM(9Mb，流水線式，同步脈沖靜態(tài)存儲(chǔ)器)
MT55L1MY18P 16Mb: 1 Meg x 18, Flow-Through ZBT SRAM(16Mb流通式同步靜態(tài)存儲(chǔ)器)
MT55V1MV18P 16Mb: 1 Meg x 18, Flow-Through ZBT SRAM(16Mb流通式同步靜態(tài)存儲(chǔ)器)
MT55L512L18F 8Mb: 512K x 18,Flow-Through ZBT SRAM(8Mb流通式同步靜態(tài)存儲(chǔ)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT4LDT464AG-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Page Mode DRAM Module
MT4LDT464AG-5X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 EDO Page Mode DRAM Module
MT4LDT464AG-6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 Fast Page Mode DRAM Module
MT4LDT464AG-6X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 EDO Page Mode DRAM Module
MT4LDT464H 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SMALL-OUTLINE DRAM MODULE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*