- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384756 > MT48V16M16LFFG (Micron Technology, Inc.) MOBILE SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MT48V16M16LFFG |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | MOBILE SDRAM |
| 中文描述： | 移動(dòng)SDRAM |
| 文件頁數(shù)： | 13/58頁 |
| 文件大小： | 1451K |
| 代理商： | MT48V16M16LFFG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
13
256Mb: x16 Mobile SDRAM
MobileRamY26L_A.p65 – Pub. 5/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
256Mb: x16
MOBILE SDRAM
ADVANCE
command is nonpersistent, so it must be issued each
time a refresh is required. All active banks must be
precharged prior to issuing an AUTO REFRESH com-
mand. The AUTO REFRESH command should not be
issued until the minimum
t
RP has been met after the
PRECHARGE command as shown in the operations sec-
tion.
The addressing is generated by the internal refresh
controller. This makes the address bits “Don’t Care”
during an AUTO REFRESH command. The 256Mb
SDRAM requires 8,192 AUTO REFRESH cycles every
64ms (
t
REF), regardless of width option. Providing a
distributed AUTO REFRESH command every 7.81μs
will meet the refresh requirement and ensure that each
row is refreshed. Alternatively, 8,192 AUTO REFRESH
commands can be issued in a burst at the minimum
cycle rate (
t
RC), once every 64ms.
SELF REFRESH
The SELF REFRESH command can be used to retain
data in the SDRAM, even if the rest of the system is
powered down. When in the self refresh mode, the
SDRAM retains data without external clocking.
The SELF REFRESH command is initiated like an AUTO
REFRESH command except CKE is disabled (LOW).
Once the SELF REFRESH command is registered, all
the inputs to the SDRAM become “Don’t Care” with
the exception of CKE, which must remain LOW.
Once self refresh mode is engaged, the SDRAM pro-
vides its own internal clocking, causing it to perform its
own AUTO REFRESH cycles. The SDRAM must remain
in self refresh mode for a minimum period equal to
t
RAS and may remain in self refresh mode for an indefi-
nite period beyond that.
The procedure for exiting self refresh requires a se-
quence of commands. First, CLK must be stable (stable
clock is defined as a signal cycling within timing con-
straints specified for the clock pin) prior to CKE going
back HIGH. Once CKE is HIGH, the SDRAM must have
NOP commands issued (a minimum of two clocks) for
t
XSR because time is required for the completion of any
internal refresh in progress.
Upon exiting the self refresh mode, AUTO REFRESH
commands must be issued every 7.81μs or less as both
SELF REFRESH and AUTO REFRESH utilize the row
refresh counter.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT48H16M16LFFG | MOBILE SDRAM |
| MT49H16M18C | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT49H16M18CFM-xx | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT49H32M9C | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT49H32M9CFM-xx | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT48V16M32L2B5-8 IT | 制造商:Micron Technology Inc 功能描述:DRAM Chip Mobile SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA Tray |
| MT48V16M32L2F5-8 IT | 制造商:Micron Technology Inc 功能描述:DRAM Chip Mobile SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA Tray |
| MT48V32M16S2FG-10 | 制造商:Micron Technology Inc 功能描述:32MX16 SSDRAM PLASTIC 2BOC 2.5V - Trays |
| MT48V32M16S2FG-8 ES | 制造商:Micron Technology Inc 功能描述:DRAM CHIP MOBILE SDRAM 512MBIT 2.5V 54FBGA - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。