參數(shù)資料
型號: MT48LC4M32LFFC
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 15/52頁
文件大小: 1281K
代理商: MT48LC4M32LFFC
15
128Mb: x32 SDRAM
128MbSDRAMx32_D.p65 – Rev. D; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x32
SDRAM
element
n
+ 3 is either the last of a burst of four or the last
desired of a longer burst. This 128Mb SDRAM uses a
pipelined architecture and therefore does not require
the 2
n
rule associated with a prefetch architecture.
A READ command can be initiated on any clock cycle
Figure 7
Consecutive READ Bursts
following a previous READ command. Full-speed ran-
dom read accesses can be performed to the same bank,
as shown in Figure 8, or each subsequent READ may be
performed to a different bank.
CLK
DQ
D
OUT
n
T2
T1
T4
T3
T5
T0
COMMAND
ADDRESS
READ
NOP
NOP
NOP
BANK,
COL
n
NOP
BANK,
COL
b
D
OUT
n
+ 1
D
OUT
n
+ 2
D
OUT
n
+ 3
D
OUT
b
READ
X
= 0 cycles
NOTE:
Each READ command may be to either bank. DQM is LOW.
CAS Latency = 1
CLK
DQ
D
OUT
n
T2
T1
T4
T3
T6
T5
T0
COMMAND
ADDRESS
READ
NOP
NOP
NOP
NOP
BANK,
COL
n
NOP
COL
b
D
OUT
n
+ 1
D
OUT
n
+ 2
D
OUT
n
+ 3
D
OUT
b
READ
X
= 1 cycle
CAS Latency = 2
CLK
DQ
D
OUT
n
T2
T1
T4
T3
T6
T5
T0
COMMAND
ADDRESS
READ
NOP
NOP
NOP
NOP
BANK,
COL n
NOP
BANK,
COL
b
D
OUT
n
+ 1
D
OUT
n
+ 2
D
OUT
n
+ 3
D
OUT
b
READ
NOP
T7
X
= 2 cycles
CAS Latency = 3
DON’T CARE
相關(guān)PDF資料
PDF描述
MT48LC64M8A2 SYNCHRONOUS DRAM
MT48LC32M16A2 SYNCHRONOUS DRAM
MT48LC8M16A2FB-75LIT SYNCHRONOUS DRAM
MT48LC8M16A2FB-7E SYNCHRONOUS DRAM
MT48LC8M16A2FB-7EIT SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC4M32LFFC-10-REFURB 制造商:Micron Technology Inc 功能描述:
MT48LC4M4A1 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC4M4A1TGS 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC4M4A2 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC64M4A2 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM