- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224506 > MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | MT47H128M8HV-187ELIT:E |
| 元件分類： | DRAM |
| 英文描述： | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| 封裝： | 8 X 11.50 MM, FBGA-60 |
| 文件頁數(shù)： | 90/133頁 |
| 文件大?。?/td> | 9170K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當(dāng)前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
List of Tables
Table 1: Key Timing Parameters ...................................................................................................................... 2
Table 2: Addressing ......................................................................................................................................... 2
Table 3: FBGA 84-Ball – x16 and 60-Ball – x4, x8 Descriptions .......................................................................... 17
Table 4: Input Capacitance ............................................................................................................................ 22
Table 5: Absolute Maximum DC Ratings ........................................................................................................ 23
Table 6: Temperature Limits .......................................................................................................................... 24
Table 7: Thermal Impedance ......................................................................................................................... 25
Table 8: General IDD Parameters .................................................................................................................... 26
Table 9: IDD7 Timing Patterns (8-Bank Interleave READ Operation) ................................................................. 27
Table 10: DDR2 IDD Specifications and Conditions (Die Revisions E, G, and H) ................................................ 28
Table 11: AC Operating Specifications and Conditions .................................................................................... 31
Table 12: Recommended DC Operating Conditions (SSTL_18) ........................................................................ 42
Table 13: ODT DC Electrical Characteristics ................................................................................................... 43
Table 14: Input DC Logic Levels ..................................................................................................................... 44
Table 15: Input AC Logic Levels ..................................................................................................................... 44
Table 16: Differential Input Logic Levels ........................................................................................................ 45
Table 17: Differential AC Output Parameters .................................................................................................. 47
Table 18: Output DC Current Drive ................................................................................................................ 47
Table 19: Output Characteristics .................................................................................................................... 48
Table 20: Full Strength Pull-Down Current (mA) ............................................................................................ 49
Table 21: Full Strength Pull-Up Current (mA) ................................................................................................. 50
Table 22: Reduced Strength Pull-Down Current (mA) ..................................................................................... 51
Table 23: Reduced Strength Pull-Up Current (mA) .......................................................................................... 52
Table 24: Input Clamp Characteristics ........................................................................................................... 53
Table 25: Address and Control Balls ............................................................................................................... 54
Table 26: Clock, Data, Strobe, and Mask Balls ................................................................................................. 54
Table 27: AC Input Test Conditions ................................................................................................................ 55
Table 28: DDR2-400/533 Setup and Hold Time Derating Values (tIS and tIH) ................................................... 57
Table 29: DDR2-667/800/1066 Setup and Hold Time Derating Values (tIS and tIH) .......................................... 58
Table 30: DDR2-400/533 tDS, tDH Derating Values with Differential Strobe ..................................................... 61
Table 31: DDR2-667/800/1066 tDS, tDH Derating Values with Differential Strobe ............................................ 62
Table 32: Single-Ended DQS Slew Rate Derating Values Using tDSb and tDHb .................................................. 63
Table 33: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-667 ..................................... 63
Table 34: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-533 ..................................... 64
Table 35: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-400 ..................................... 64
Table 36: Truth Table – DDR2 Commands ..................................................................................................... 69
Table 37: Truth Table – Current State Bank n – Command to Bank n ............................................................... 70
Table 38: Truth Table – Current State Bank n – Command to Bank m .............................................................. 72
Table 39: Minimum Delay with Auto Precharge Enabled ................................................................................. 73
Table 40: Burst Definition .............................................................................................................................. 77
Table 41: READ Using Concurrent Auto Precharge ......................................................................................... 98
Table 42: WRITE Using Concurrent Auto Precharge ....................................................................................... 104
Table 43: Truth Table – CKE ......................................................................................................................... 119
1Gb: x4, x8, x16 DDR2 SDRAM
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
6
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT47H128M8HQ-187ELAT:E | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| MT48LC2M32B1TG-7 | 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86 |
| MT48LC32M4A2P-7ELIT:G | 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| MT55L256L18FT-12TR | 256K X 18 ZBT SRAM, 9 ns, PQFP100 |
| MT55L256L32FT-12 | 256K X 32 ZBT SRAM, 9 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT47H128M8HV-25AT | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM |
| MT47H128M8HV-25EAT | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM |
| MT47H128M8HV-25EIT | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM |
| MT47H128M8HV-25EL | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM |
| MT47H128M8HV-25IT | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。