參數(shù)資料
型號(hào)： MT46V4M16
廠商： Micron Technology, Inc.
英文描述： 1 Meg x 16 x 4 banks DDR SDRAM(1M x 16 x 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM)
中文描述： 1梅格× 16 × 4銀行DDR SDRAM內(nèi)存（100萬(wàn)× 16 × 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM）的
文件頁(yè)數(shù)： 42/69頁(yè)
文件大小： 2369K
代理商： MT46V4M16
42
64Mb: x4, x8, x16 DDR SDRAM
64Mx4x8x16DDR_B.p65
–
Rev. B; Pub. 10/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
64Mb: x4, x8, x16
DDR SDRAM
NOTE (continued):
3. Current state definitions:
Idle: The bank has been precharged, and
t
RP has been met.
Row Active: A row in the bank has been activated, and
t
RCD has been met. No data bursts/accesses
and no register accesses are in progress.
Read: A READ burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
Read with Auto
Precharge Enabled: See following text
–
3a
Write with Auto
Precharge Enabled: See following text
–
3a
3a. The read with auto precharge enabled or write with auto precharge enabled states can each be
broken into two parts: the access period and the precharge period. For read with auto precharge,
the precharge period is defined as if the same burst was executed with auto precharge disabled and
then followed with the earliest possible PRECHARGE command that still accesses all of the data in
the burst. For write with auto precharge, the precharge period begins when
t
WR ends, with
t
WR
measured as if auto precharge was disabled. The access period starts with registration of the
command and ends where the precharge period (or
t
RP) begins.
During the precharge period of the read with auto precharge enabled or write with auto precharge
enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied;
during the access period, only ACTIVE and PRECHARGE commands to the other bank may be applied. In
either case, all other related limitations apply (e.g., contention between read data and write data must
be avoided).
This means concurrent auto precharge is not supported.
4. AUTO REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the
current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled
and READs or WRITEs with auto precharge disabled.
8. Requires appropriate DM masking.
9. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMINATE
must be used to end the READ burst prior to asserting a WRITE command.
相關(guān)PDF資料
PDF描述
MT46V8M8 2 Meg x 8 x 4 banks DDR SDRAM(2 M x 8 x 4組，雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM)
MT46V2M32LG DOUBLE DATA RATE DDR SDRAM
MT46V2M32V1 DOUBLE DATA RATE DDR SDRAM
MT46V32M4-1 DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75 DOUBLE DATA RATE DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V4M32 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V4M32LG 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M16 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE (DDR) SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*