參數(shù)資料
型號: MSC7118VF1200
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號處理
英文描述: 0-BIT, 300 MHz, OTHER DSP, PBGA400
封裝: 17 X 17 MM, MAPBGA-400
文件頁數(shù): 19/60頁
文件大?。?/td> 1528K
代理商: MSC7118VF1200
MSC7118 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 7
Electrical Characteristics
Freescale Semiconductor
26
2.5.4
DDR DRAM Controller Timing
This section provides the AC electrical characteristics for the DDR DRAM interface.
2.5.4.1
DDR DRAM Input AC Timing Specifications
Table 17 provides the input AC timing specifications for the DDR DRAM interface.
2.5.4.2
DDR DRAM Output AC Timing Specifications
Table 18 and Table 19 list the output AC timing specifications and measurement conditions for the DDR DRAM
interface.
Table 17. DDR DRAM Input AC Timing
No.
Parameter
Symbol
Min
Max
Unit
AC input low voltage
VIL
—VREF – 0.31
V
AC input high voltage
VIH
VREF + 0.31
VDDM + 0.3
V
201
Maximum Dn input setup skew relative to DQSn input
900
ps
202
Maximum Dn input hold skew relative to DQSn input
900
ps
Notes:
1.
Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {0...7}] if 0
≤ n ≤ 7).
2.
See Table 18 for tCK value.
3.
Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is
done internally.
Figure 5. DDR DRAM Input Timing Diagram
Table 18. DDR DRAM Output AC Timing
No.
Parameter
Symbol
Min
Max
Unit
200
CK cycle time, (CK/CK crossing)1
100 MHz (DDR200)
150 MHz (DDR300)
tCK
10
6.67
ns
204
An/RAS/CAS/WE/CKE output setup with respect to CK
tDDKHAS
0.5
× tCK – 1000
ps
205
An/RAS/CAS/WE/CKE output hold with respect to CK
tDDKHAX
0.5
× tCK – 1000
ps
206
CSn output setup with respect to CK
tDDKHCS
0.5
× tCK – 1000
ps
207
CSn output hold with respect to CK
tDDKHCX
0.5
× tCK – 1000
ps
208
CK to DQSn2
tDDKHMH
–600
600
ps
Dn
DQSn
D1
D0
201
202
201
Note: DQS centering is done internally.
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MSC7118VF1200,
MSC7118VM1200,
MSC711XADS
相關(guān)PDF資料
PDF描述
MSC8101M1250F 64-BIT, 62.5 MHz, OTHER DSP, PBGA332
MSC8101M1500F 64-BIT, 75 MHz, OTHER DSP, PBGA332
MSC8101VT1250F 64-BIT, 62.5 MHz, OTHER DSP, PBGA332
MSC8101VT1500F 64-BIT, 75 MHz, OTHER DSP, PBGA332
MSC8101M1375F 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC7118VM1200 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7119 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119VF1200 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC FASTSTAR DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MSC7119VM1200 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC FASTSTAR DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT