
42
7810C–AVR–10/12
Atmel ATmega328P [Preliminary]
9.11
Register Description
9.11.1
SMCR – Sleep Mode Control Register
The Sleep Mode Control Register contains control bits for power management.
Bits 7..4 Res: Reserved Bits
These bits are unused bits in the ATmega328P, and will always read as zero.
Bits 3..1 – SM2..0: Sleep Mode Select Bits 2, 1, and 0
These bits select between the five available sleep modes as shown in
Table 9-2.
Note:
1. Standby mode is only recommended for use with external crystals or resonators.
Bit 0 – SE: Sleep Enable
The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP
instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’s
purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of
the SLEEP instruction and to clear it immediately after waking up.
9.11.2
MCUCR – MCU Control Register
Bit 6 – BODS: BOD Sleep
The BODS bit must be written to logic one in order to turn off BOD during sleep, see
Table 9-1on page 37. Writing to the BODS bit is controlled by a timed sequence and an enable bit,
BODSE in MCUCR. To disable BOD in relevant sleep modes, both BODS and BODSE must first
be set to one. Then, to set the BODS bit, BODS must be set to one and BODSE must be set to
zero within four clock cycles.
Bit
7
65
43
21
0
––
SM2
SM1
SM0
SE
SMCR
Read/Write
R
R/W
Initial Value
0
Table 9-2.
Sleep Mode Select
SM2
SM1
SM0
Sleep Mode
000
Idle
0
1
ADC Noise Reduction
010
Power-down
011
Power-save
100
Reserved
101
Reserved
1
0
1
Bit
7
6
5
4
3
2
1
0
–BODS
BODSE
PUD
–
IVSEL
IVCE
MCUCR
Read/Write
R
R/W
R
R/W
Initial Value
0