- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25635 > MQ80C32E-36SC (TEMIC SEMICONDUCTORS) 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44 PDF資料下載
參數(shù)資料
| 型號： | MQ80C32E-36SC |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44 |
| 文件頁數(shù)： | 146/198頁 |
| 文件大小： | 4822K |
| 代理商： | MQ80C32E-36SC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁當(dāng)前第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
51
8111C–MCU Wireless–09/09
AT86RF231
The CSMA_SEED_0 and CSMA_SEED_1 register bits (registers 0x2D, 0x2E) define a random
seed for the back-off-time random-number generator in the AT86RF231.
The MAX_BE and MIN_BE register bits (register 0x2F) sets the maximum and minimum CSMA
back-off exponent (according to [1]).
7.2.3
RX_AACK_ON - Receive with Automatic ACK
The general functionality of the RX_AACK procedure is shown in Figure 7-9 on page 53.
The gray shaded area is the standard flow of an RX_AACK transaction for IEEE 802.15.4 com-
pliant frames, refer Section 7.2.3.2 “Configuration of IEEE Scenarios” on page 55. All other
procedures are exceptions for specific operating modes or frame formats, refer to Section
The frame filtering operations is described in detail in Section 7.2.3.5 “Frame Filtering” on page
61.
In RX_AACK_ON state, the radio transceiver listens for incoming frames. After detecting a valid
PHR, the radio transceiver parses the frame content of the MAC header (MHR), refer to Section
Generally, at nodes, configured as a normal device or PAN coordinator, a frame is not indicated
if the frame filter does not match and the FCS is invalid. Otherwise, the interrupt IRQ_3
(TRX_END) is issued after the completion of the frame reception. The microcontroller can then
read the frame. An exception applies if promiscuous mode is enabled; see Section 7.2.3.2 “Con-
figuration of IEEE Scenarios” on page 55, in that case an IRQ_3 (TRX_END) interrupt is issued,
even if the FCS fails.
If the content of the MAC addressing fields of the received frame (refer to IEEE 802.15.4 section
7.2.1) matches one of the configured addresses, dependent on the addressing mode, an
address match interrupt IRQ_5 (AMI) is issued, refer to Section 7.2.3.5 “Frame Filtering” on
page 61. The expected address values are to be stored in registers 0x20 - 0x2B (Short address,
PAN-ID and IEEE address). Frame filtering as described in Section 7.2.3.5 “Frame Filtering” on
page 61 is also valid for Basic Operating Mode.
During reception the AT86RF231 parses bit [5] (ACK Request) of the frame control field of the
received data or MAC command frame to check if an ACK reply is expected. In that case and if
the frame passes the third level of filtering, see IEEE 802.15.4-2006, section 7.5.6.2, the radio
transceiver automatically generates and transmits an ACK frame.
The content of the frame pending subfield of the ACK response is set by register bit
AACK_SET_PD (register 0x2E, CSMA_SEED_1) when the ACK frame is sent in response to a
data request MAC command frame, otherwise this subfield is set to 0. The sequence number is
copied from the received frame.
Optionally, the start of the transmission of the acknowledgement frame can be influenced by
register bit AACK_ACK_TIME. Default value (according to standard IEEE 802.15.4) is 12 sym-
bol times after the reception of the last symbol of a data or MAC command frame.
If the register bit AACK_DIS_ACK (register 0x2E, CSMA_SEED_1) is set, no acknowledgement
frame is sent even if an acknowledgment frame was requested. This is useful for operating the
MAC hardware accelerator in promiscuous mode, see Section 7.2.3.2 “Configuration of IEEE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MR80C52XXX-20:R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| MQ80C32E-30/883 | 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 |
| MR80C52CXXX-16/883R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52TXXX-16SB | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MD83C154TXXX-L16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MQ82370-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ8238020 | 制造商:Intel 功能描述:CONTROLLER: OTHER |
| MQ82380-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ82380-20/R | 制造商:Rochester Electronics LLC 功能描述: |
| MQ82592 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。