參數(shù)資料
型號: MPM22CUC450B
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 450 MHz, MICROPROCESSOR, XMA
封裝: MMC-2
文件頁數(shù): 21/64頁
文件大?。?/td> 778K
代理商: MPM22CUC450B
Pentium
III Processor Mobile Module MMC-2
22
Datasheet
245304-004
is always device #0, AD11 will never be asserted during PCI configuration cycles as an IDSEL.
The 82443BX reserves AD12 for the AGPbus. Thus, AD13 is the first available address line usable
as an IDSEL. Intel recommends that AD18 be used by the PIIX4E/M.
4.3.4
AGP Interface
The 82443BX Host Bridge system controller is compliant with the AGP Interface Specification
Revision 2.0, which supports an asynchronous AGP interface coupling to the 82443BX core
frequency. The AGP interface can achieve real data throughput in excess of 500 MB per second
using an AGP 2X graphics device. Actual bandwidth may vary depending on specific hardware
and software implementations.
4.4
Power Management
4.4.1
Clock Control Architecture
The clock control architecture has been optimized for notebook designs. The clock control
architecture consists of seven different clock states: Normal, Stop Grant, Auto Halt, Quick Start,
HALT/Grant Snoop, Sleep, and Deep Sleep states. The Auto Halt state provides a low-power clock
state that can be controlled through the software execution of the HLT instruction. The Quick Start
state provides a very low-power, low-exit latency clock state that can be used for hardware
controlled "idle" states. The Deep Sleep state provides an extremely low-power state that can be
used for Power-On-Suspend states, which is an alternative to shutting off the processor’s power.
The exit latency of the Deep Sleep state is 30
S in the mobile module. The Stop Grant state and
the Quick Start clock state are mutually exclusive. For example, a strapping option on signal A15#
chooses which state is entered when the STPCLK# signal is asserted. Strapping the A15# signal to
ground at Reset enables the Quick Start state. Otherwise, asserting the STPCLK# signal puts the
processor into the Stop Grant state.
Table 14 provides information on the clock control states and Figure 3 illustrates the clock control
architecture. Performing state transitions not shown in Figure 3 are neither recommended nor
supported.
相關(guān)PDF資料
PDF描述
MPQ2222 0.5 A, 30 V, 4 CHANNEL, NPN, Si, POWER TRANSISTOR, TO-116
MPQ2222A 0.5 A, 40 V, 4 CHANNEL, NPN, Si, POWER TRANSISTOR, TO-116
MPQ2484 50 mA, 40 V, 4 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-116
MPQ2483 50 mA, 40 V, 4 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-116
MPQ2907A 0.6 A, 60 V, 4 CHANNEL, PNP, Si, POWER TRANSISTOR, TO-116
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPM-25S 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-05 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-12 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-15 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies
MPM-25S-24 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies