
MOTOROLA
EC603e Microprocessor Hardware Specifications (PID7t), Rev. 2.0
21
1.8.2 PLL Power Supply Filtering
The AVdd power signal is provided on the PID7t to provide power to the clock generation phase-locked
loop. To ensure stability of the internal clock, the power supplied to the AVdd input signal should be ltered
using a circuit similar to the one shown in Figure 11. The circuit should be placed as close as possible to the
AVdd pin to ensure it lters out as much noise as possible. The 0.1 F capacitor should be closest to the
AVdd pin, followed by the 10 F capacitor, and nally the 10
W resistor to Vdd. These traces should be kept
short and direct.
Figure 11. PLL Power Supply Filter Circuit
1.8.3 Decoupling Recommendations
Due to the PID7ts dynamic power management feature, large address and data buses, and high operating
frequencies, the PID7t can generate transient power surges and high frequency noise in its power supply,
especially while driving large capacitive loads. This noise must be prevented from reaching other
components in the PID7t system, and the PID7t itself requires a clean, tightly regulated source of power.
Therefore, it is recommended that the system designer place at least one decoupling capacitor at each Vdd
and OVdd pin of the PID7t. It is also recommended that these decoupling capacitors receive their power
from separate Vdd, OVdd, and GND power planes in the PCB, utilizing short traces to minimize inductance.
These capacitors should vary in value from 220 pF to 10
mF to provide both high- and low-frequency
ltering, and should be placed as close as possible to their associated Vdd or OVdd pin. Suggested values
for the Vdd pins220 pF (ceramic), 0.01 F (ceramic), and 0.1 F (ceramic). Suggested values for the
OVdd pins0.01 F (ceramic), 0.1 F (ceramic), and 10 F (tantalum). Only SMT (surface mount
technology) capacitors should be used to minimize lead inductance.
In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB,
feeding the Vdd and OVdd planes, to enable quick recharging of the smaller chip capacitors. These bulk
capacitors should also have a low ESR (equivalent series resistance) rating to ensure the quick response time
necessary. They should also be connected to the power and ground planes through two vias to minimize
inductance. Suggested bulk capacitors100 F (AVX TPS tantalum) or 330 F (AVX TPS tantalum).
1.8.4 Connection Recommendations
To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal
level. Unused active low inputs should be tied to Vdd. Unused active high inputs should be connected to
GND. All NC (no-connect) signals must remain unconnected.
Power and ground connections must be made to all external Vdd, OVdd, and GND pins of the PID7t.
1.8.5 Pull-up Resistor Requirements
The PID7t requires high-resistive (weak: 10 K
W) pull-up resistors on several control signals of the bus
interface to maintain the control signals in the negated state after they have been actively negated and
released by the PID7t or other bus master. These signals areTS, ABB, DBB, and ARTRY.
Vdd
AVdd
10
W
10 F
0
.1 F
GND
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.