- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > MPC8349EZUAJF (FREESCALE SEMICONDUCTOR INC) 32-BIT, 533 MHz, RISC PROCESSOR, PBGA672 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8349EZUAJF |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA672 |
| 封裝： | 35 X 35 MM, 1.50 MM HEIGHT, 1 MM PITCH, TBGA-672 |
| 文件頁(yè)數(shù)： | 25/115頁(yè) |
| 文件大?。?/td> | 1228K |
| 代理商： | MPC8349EZUAJF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
17
DDR SDRAM
MDQS preamble start
tDDKHMP
-0.25
× t
MCK – 0.9
-0.25
× t
MCK +0.3
ns
7
MDQS epilogue end
tDDKLME
-0.9
0.3
ns
7
Notes:
1.
The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can
be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went
invalid (AX or DX). For example, tDDKHAS symbolizes DDR timing (DD) for the time tMCK memory clock reference
(K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, tDDKLDX symbolizes DDR
timing (DD) for the time tMCK memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data
output hold time.
2.
All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
3.
In the source synchronous mode, MCK/MCK can be shifted in 1/4 applied cycle increments through the Clock
Control Register. For the skew measurements referenced for tAOSKEW it is assumed that the clock adjustment is set
to align the address/command valid with the rising edge of MCK.
4.
ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the
memory clocks by 1/2 applied cycle.
5.
Note that tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR
timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be
modified through control of the DQSS override bits in the TIMING_CFG_2 register. In source synchronous mode,
this will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed
in the table assume that these 2 parameters have been set to the same adjustment value. See the
MPC8349E
Integrated Host Processor Preliminary Reference Manual Rev.0 for a description and understanding of the
timing modifications enabled by use of these bits.
6.
Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data
(MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins
of the MPC8349E.
7.
All outputs are referenced to the rising edge of MCK(n) at the pins of the MPC8349E. Note that tDDKHMP follows
the symbol conventions described in note 1.
Table 11. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)
At recommended operating conditions with GVDD of 2.5 V ± 5%.
Parameter
Symbol 1
Min
Max
Unit
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC850CZQ50BUR2 | 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256 |
| MPC850CZQ50BU | 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256 |
| MPC850DSLCZQ50BU | 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256 |
| MPC9230AC | 750 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| MPC9230FN | 750 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8349EZUAJFB | 功能描述:微處理器 - MPU 8349 TBGA PB W/ ENCRYP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8349EZUALDB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MPC8349EZUALFB | 功能描述:微處理器 - MPU 8349 TBGA PB W/ ENCRYP RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8349VVAGD | 功能描述:IC MPU PWRQUICC II PRO 672-TBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC83xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MPC8349VVAGDB | 功能描述:微處理器 - MPU 8349 TBGA NO-PB W/O ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。