- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17046 > MPC8323E-RDB (Freescale Semiconductor)BOARD REFERENCE DESIGN PDF資料下載
參數(shù)資料
| 型號： | MPC8323E-RDB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 74/82頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD REFERENCE DESIGN |
| 產(chǎn)品培訓模塊： | MPC8323E PowerQUICC II Pro Processor |
| 標準包裝： | 1 |
| 系列： | PowerQUICC II™ PRO |
| 類型： | MCU |
| 適用于相關產(chǎn)品： | MPC8323E |
| 所含物品： | 參考設計板、軟件和說明文檔 |
| 相關產(chǎn)品： | MPC8323CVRADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323CVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323CZQADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323CZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ECVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ECVRADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ZQADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323VRADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323EZQAFDC-ND - IC MPU POWERQUICC II 516-PBGA 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
76
Freescale Semiconductor
System Design Information
interface. From this case temperature, the junction temperature is determined from the junction-to-case
thermal resistance.
TJ = TC + (RθJC × PD)
where:
TC = case temperature of the package (°C)
RθJC = junction-to-case thermal resistance (°C/W)
PD = power dissipation (W)
24 System Design Information
This section provides electrical and thermal design recommendations for successful application of the
MPC8323E.
24.1
System Clocking
The MPC8323E includes three PLLs.
The system PLL (AVDD2) generates the system clock from the externally supplied CLKIN input.
The frequency ratio between the system and CLKIN is selected using the system PLL ratio
configuration bits as described in Section 22.4, “System PLL Configuration.”
The e300 core PLL (AVDD3) generates the core clock as a slave to the system clock. The frequency
ratio between the e300 core clock and the system clock is selected using the e300 PLL ratio
configuration bits as described in Section 22.5, “Core PLL Configuration.”
The QUICC Engine PLL (AVDD1) which uses the same reference as the system PLL. The QUICC
Engine block generates or uses external sources for all required serial interface clocks.
24.2
PLL Power Supply Filtering
Each of the PLLs listed above is provided with power through independent power supply pins. The voltage
level at each AVDDn pin should always be equivalent to VDD, and preferably these voltages are derived
directly from VDD through a low frequency filter scheme such as the following.
There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to
provide five independent filter circuits as illustrated in Figure 44, one to each of the five AVDD pins. By
providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the
other is reduced.
This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz
range. It should be built with surface mount capacitors with minimum effective series inductance (ESL).
Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook
of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a
single large value capacitor.
相關PDF資料 |
PDF描述 |
|---|---|
| GMC05DRAH-S734 | CONN EDGECARD 10POS .100 R/A SLD |
| RBC13DCST-S288 | CONN EDGECARD 26POS .100 EXTEND |
| STD02W-G | WIRE & CABLE MARKERS |
| STD01W-V | WIRE & CABLE MARKERS |
| 0210490187 | CABLE JUMPER 1.25MM .305M 12POS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8323E-RDB | 制造商:Freescale Semiconductor 功能描述:MPC8323E Integrated Multiservice Gateway |
| MPC8323EVRADDC | 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8323EVRADDCA | 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 266MHZ 516BGA |
| MPC8323EVRAFDC | 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8323EVRAFDCA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復。