參數(shù)資料
型號： MPC8323E-RDB
廠商： Freescale Semiconductor
文件頁數(shù)： 37/82頁
文件大?。?/td> 0K
描述： BOARD REFERENCE DESIGN
產(chǎn)品培訓(xùn)模塊： MPC8323E PowerQUICC II Pro Processor
標(biāo)準(zhǔn)包裝： 1
系列： PowerQUICC II™ PRO
類型： MCU
適用于相關(guān)產(chǎn)品： MPC8323E
所含物品： 參考設(shè)計板、軟件和說明文檔
相關(guān)產(chǎn)品： MPC8323CVRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CZQADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ECVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ECVRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ZQADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323VRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323EZQAFDC-ND - IC MPU POWERQUICC II 516-PBGA
更多...
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
42
Freescale Semiconductor
TDM/SI
17.2
TDM/SI AC Timing Specifications
Table 47 provides the TDM/SI input and output AC timing specifications.
Figure 33 provides the AC test load for the TDM/SI.
Figure 33. TDM/SI AC Test Load
Figure 34 represents the AC timing from Table 47. Note that although the specifications generally
reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the
active edge.
Figure 34. TDM/SI AC Timing (External Clock) Diagram
Input low voltage
VIL
—
–0.3
0.8
V
Input current
IIN
0 V
≤ VIN ≤ OVDD
—±5
μA
Table 47. TDM/SI AC Timing Specifications1
Characteristic
Symbol2
Min
Max
Unit
TDM/SI outputs—External clock delay
tSEKHOV
212
ns
TDM/SI outputs—External clock High Impedance
tSEKHOX
210
ns
TDM/SI inputs—External clock input setup time
tSEIVKH
5—
ns
TDM/SI inputs—External clock input hold time
tSEIXKH
2—
ns
Notes:
1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings
are measured at the pin.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tSEKHOX symbolizes the TDM/SI
outputs external timing (SE) for the time tTDM/SI memory clock reference (K) goes from the high state (H) until outputs (O)
are invalid (X).
Table 46. TDM/SI DC Electrical Characteristics (continued)
Characteristic
Symbol
Condition
Min
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
TDM/SICLK (Input)
tSEIXKH
tSEIVKH
tSEKHOV
Input Signals:
TDM/SI
(See Note)
Output Signals:
TDM/SI
(See Note)
Note: The clock edge is selectable on TDM/SI.
tSEKHOX
相關(guān)PDF資料
PDF描述
GMC05DRAH-S734 CONN EDGECARD 10POS .100 R/A SLD
RBC13DCST-S288 CONN EDGECARD 26POS .100 EXTEND
STD02W-G WIRE & CABLE MARKERS
STD01W-V WIRE & CABLE MARKERS
0210490187 CABLE JUMPER 1.25MM .305M 12POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8323E-RDB 制造商:Freescale Semiconductor 功能描述:MPC8323E Integrated Multiservice Gateway
MPC8323EVRADDC 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8323EVRADDCA 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 266MHZ 516BGA
MPC8323EVRAFDC 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8323EVRAFDCA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*