參數(shù)資料
型號： MPC8323E-RDB
廠商： Freescale Semiconductor
文件頁數(shù)： 43/82頁
文件大?。?/td> 0K
描述： BOARD REFERENCE DESIGN
產(chǎn)品培訓模塊： MPC8323E PowerQUICC II Pro Processor
標準包裝： 1
系列： PowerQUICC II™ PRO
類型： MCU
適用于相關(guān)產(chǎn)品： MPC8323E
所含物品： 參考設(shè)計板、軟件和說明文檔
相關(guān)產(chǎn)品： MPC8323CVRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CZQADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ECVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ECVRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ZQADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323VRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323EZQAFDC-ND - IC MPU POWERQUICC II 516-PBGA
更多...
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
48
Freescale Semiconductor
USB
20 USB
This section provides the AC and DC electrical specifications for the USB interface of the MPC8323E.
20.1
USB DC Electrical Characteristics
Table 53 provides the DC electrical characteristics for the USB interface.
20.2
USB AC Electrical Specifications
Table 54 describes the general timing parameters of the USB interface of the MPC8323E.
Figure 41 provide the AC test load for the USB.
Figure 41. USB AC Test Load
Table 53. USB DC Electrical Characteristics1
Parameter
Symbol
Min
Max
Unit
High-level input voltage
VIH
2OVDD + 0.3
V
Low-level input voltage
VIL
–0.3
0.8
V
High-level output voltage, IOH = –100 μAVOH
OVDD – 0.2
—
V
Low-level output voltage, IOL = 100 μAVOL
—0.2
V
Input current
IIN
—±5
μA
Note:
1. Note that the symbol VIN, in this case, represents the OVIN symbol referenced in Table 1 and Table 2.
Table 54. USB General Timing Parameters
Parameter
Symbol1
Min
Max
Unit
Notes
USB clock cycle time
tUSCK
20.83
—
ns
Full speed 48 MHz
USB clock cycle time
tUSCK
166.67
—
ns
Low speed 6 MHz
Skew between TXP and TXN
tUSTSPN
—5
ns
—
Skew among RXP, RXN, and RXD
tUSRSPND
—
10
ns
Full speed transitions
Skew among RXP, RXN, and RXD
tUSRPND
—
100
ns
Low speed transitions
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(state)(signal) for receive signals
and t(first two letters of functional block)(state)(signal) for transmit signals. For example, tUSRSPND symbolizes USB timing (US) for the
USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also, tUSTSPN symbolizes USB timing (US) for the USB
transmit signals skew (TS) between TXP and TXN (PN).
2. Skew measurements are done at OVDD/2 of the rising or falling edge of the signals.
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
相關(guān)PDF資料
PDF描述
GMC05DRAH-S734 CONN EDGECARD 10POS .100 R/A SLD
RBC13DCST-S288 CONN EDGECARD 26POS .100 EXTEND
STD02W-G WIRE & CABLE MARKERS
STD01W-V WIRE & CABLE MARKERS
0210490187 CABLE JUMPER 1.25MM .305M 12POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8323E-RDB 制造商:Freescale Semiconductor 功能描述:MPC8323E Integrated Multiservice Gateway
MPC8323EVRADDC 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8323EVRADDCA 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 266MHZ 516BGA
MPC8323EVRAFDC 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8323EVRAFDCA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*