- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17046 > MPC8323E-RDB (Freescale Semiconductor)BOARD REFERENCE DESIGN PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8323E-RDB |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 28/82頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD REFERENCE DESIGN |
| 產(chǎn)品培訓(xùn)模塊： | MPC8323E PowerQUICC II Pro Processor |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerQUICC II™ PRO |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MPC8323E |
| 所含物品： | 參考設(shè)計(jì)板、軟件和說(shuō)明文檔 |
| 相關(guān)產(chǎn)品： | MPC8323CVRADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323CVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323CZQADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323CZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ECVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ECVRADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323ZQADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323VRADDC-ND - IC MPU PWRQUICC II 516-PBGA MPC8323EZQAFDC-ND - IC MPU POWERQUICC II 516-PBGA 更多... |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
34
Freescale Semiconductor
I
2C
Figure 23. I2C AC Test Load
Figure 24. I2C Bus AC Timing Diagram
Rise time of both SDA and SCL signals
tI2CR
20 + 0.1 Cb
4
300
ns
Fall time of both SDA and SCL signals
tI2CF
20 + 0.1 Cb
4
300
ns
Setup time for STOP condition
tI2PVKH
0.6
—
μs
Bus free time between a STOP and START condition
tI2KHDX
1.3
—
μs
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
× OVDD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
× OVDD
—V
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH symbolizes I
2C timing (I2)
with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock reference (K) going to the high
(H) state or setup time. Also, tI2SXKL symbolizes I
2C timing (I2) for the time that the data with respect to the start condition
(S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH symbolizes I
2C
timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the tI2C clock
reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate
letter: R (rise) or F (fall).
2. MPC8323E provides a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) to bridge
the undefined region of the falling edge of SCL.
3. The maximum tI2DVKH has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.
4. CB = capacitance of one bus line in pF.
Table 34. I2C AC Electrical Specifications (continued)
All values refer to VIH (min) and VIL (max) levels (see Table 33).
Parameter
Symbol1
Min
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
Sr
S
SDA
SCL
tI2CF
tI2SXKL
tI2CL
tI2CH
tI2DXKL
tI2DVKH
tI2SXKL
tI2SVKH
tI2KHKL
tI2PVKH
tI2CR
tI2CF
PS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMC05DRAH-S734 | CONN EDGECARD 10POS .100 R/A SLD |
| RBC13DCST-S288 | CONN EDGECARD 26POS .100 EXTEND |
| STD02W-G | WIRE & CABLE MARKERS |
| STD01W-V | WIRE & CABLE MARKERS |
| 0210490187 | CABLE JUMPER 1.25MM .305M 12POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8323E-RDB | 制造商:Freescale Semiconductor 功能描述:MPC8323E Integrated Multiservice Gateway |
| MPC8323EVRADDC | 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8323EVRADDCA | 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 266MHZ 516BGA |
| MPC8323EVRAFDC | 功能描述:微處理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8323EVRAFDCA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。