參數(shù)資料
型號(hào)： MPC8309CVMAGDCA
廠(chǎng)商： FREESCALE SEMICONDUCTOR INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489
封裝： 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, MAPBGA-489
文件頁(yè)數(shù)： 76/81頁(yè)
文件大小： 484K
代理商： MPC8309CVMAGDCA
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
78
Freescale Semiconductor
Ordering Information
The following table summarizes the signal impedance targets. The driver impedance is targeted at
minimum VDD, nominal OVDD, 105C.
25.5
Configuration Pin Multiplexing
The MPC8309 provides the user with power-on configuration options which can be set through the use of
external pull-up or pull-down resistors of 4.7 k
on certain output pins (Refer to the “Reset, Clocking
and Initialization” of MPC8309 PowerQUICC II Pro Integrated Communications Processor Reference
Manual). These pins are generally used as output only pins in normal operation.
While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins
while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled
and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these
pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize
the disruption of signal quality or speed for output pins thus configured.
26 Ordering Information
This section presents ordering information for the devices discussed in this document, and it shows an
example of how the parts are marked. Ordering information for the devices fully covered by this document
26.1
Part Numbers Fully Addressed by This Document
The following table provides the Freescale part numbering nomenclature for the MPC8309 family. Note
that the individual part numbers correspond to a maximum processor core frequency. For available
frequencies, contact your local Freescale sales office. In addition to the maximum processor core
frequency, the part numbering scheme also includes the maximum effective DDR memory speed and
QUICC Engine bus frequency. Each part number also contains a revision code which refers to the die mask
revision number.
Table 65. Impedance Characteristics
Impedance
Local Bus, Ethernet, DUART, Control,
Configuration and Power Management
DDR DRAM
Symbol
Unit
RN
42 Target
20 Target
Z0
RP
42 Target
20 Target
Z0
Differential
NA
ZDIFF
Note:
Nominal supply voltages. See Table 1, Tj = 105C.
相關(guān)PDF資料
PDF描述
MPC8309CVMADFCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489
MPC8309CVMAHFCA 32-BIT, 417 MHz, RISC PROCESSOR, PBGA489
MPC8313EVRAFF 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516
MPC8313EVRAGD 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
MPC8313EZQAGDB 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8309CVMAHFCA 功能描述:微處理器 - MPU 417/333/233 MP ext tmp RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309EC 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
MPC8309-KIT 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 For MPC8309 Ethernet USB I2C SPI RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
MPC8309-KIT 制造商:Freescale Semiconductor 功能描述:MPC830x Processor Evaluation Kit
MPC8309-SOM 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 For MPC8309 Ethernet USB 16bit 32bit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*