參數資料
型號: MPC8309CVMAGDCA
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489
封裝: 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, MAPBGA-489
文件頁數: 5/81頁
文件大?。?/td> 484K
代理商: MPC8309CVMAGDCA
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
Freescale Semiconductor
13
RESET Initialization
4.2
AC Electrical Characteristics
The primary clock source for the MPC8309 can be one of two inputs, SYS_CLK_IN or PCI_SYNC_IN,
depending on whether the device is configured in PCI host or agent mode. The following table provides
the clock input (SYS_CLK_IN/PCI_SYNC_IN) AC timing specifications for the MPC8309. These
specifications are also applicable for QE_CLK_IN.
5
RESET Initialization
This section describes the AC electrical specifications for the reset initialization timing requirements of
the MPC8309. The following table provides the reset initialization AC timing specifications for the reset
component(s).
Table 8. SYS_CLK_IN AC Timing Specifications
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Note
SYS_CLK_IN frequency
fSYS_CLK_IN
24
66.67
MHz
1
SYS_CLK_IN cycle time
tSYS_CLK_IN
15
41.6
ns
SYS_CLK_IN rise and fall time
tKH, tKL
1.1
2.8
ns
2
PCI_SYNC_IN rise and fall time
tPCH, tPCL
1.1
2.8
ns
2
SYS_CLK_IN duty cycle
tKHK/tSYS_CLK_
IN
40
60
%
3
SYS_CLK_IN jitter
±150
ps
4, 5
Notes:
1. Caution: The system, core and QUICC Engine block must not exceed their respective maximum or minimum operating
frequencies.
2. Rise and fall times for SYS_CLK_IN are measured at 0.33 and 2.97 V.
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The SYS_CLK_IN driver’s closed loop jitter bandwidth should be < 500 kHz at –20 dB. The bandwidth must be set low to
allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.
6. Spread spectrum is allowed up to 1% down-spread @ 33kHz (max rate).
Table 9. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Note
Required assertion time of HRESET to activate reset flow
32
tSYS_CLK_IN
1
Required assertion time of PORESET with stable clock applied to
SYS_CLK_IN or PCI_SYNC_IN (in agent mode)
32
tSYS_CLK_IN
1
HRESET assertion (output)
512
tSYS_CLK_IN
1
相關PDF資料
PDF描述
MPC8309CVMADFCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489
MPC8309CVMAHFCA 32-BIT, 417 MHz, RISC PROCESSOR, PBGA489
MPC8313EVRAFF 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516
MPC8313EVRAGD 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
MPC8313EZQAGDB 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516
相關代理商/技術參數
參數描述
MPC8309CVMAHFCA 功能描述:微處理器 - MPU 417/333/233 MP ext tmp RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309EC 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
MPC8309-KIT 功能描述:開發(fā)板和工具包 - 其他處理器 For MPC8309 Ethernet USB I2C SPI RoHS:否 制造商:Freescale Semiconductor 產品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8309-KIT 制造商:Freescale Semiconductor 功能描述:MPC830x Processor Evaluation Kit
MPC8309-SOM 功能描述:開發(fā)板和工具包 - 其他處理器 For MPC8309 Ethernet USB 16bit 32bit RoHS:否 制造商:Freescale Semiconductor 產品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: