參數(shù)資料
型號(hào): MPC603EFEX266LX
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 266 MHz, RISC PROCESSOR, CQFP240
封裝: 32 X 32 MM, 0.50 MM PITCH, CERAMIC, QFP-240
文件頁(yè)數(shù): 30/32頁(yè)
文件大?。?/td> 498K
代理商: MPC603EFEX266LX
PID6-603e Hardware Specifications, Rev 2
7
1.4.2 AC Electrical Characteristics
This section provides the AC electrical characteristics for the 603e. After fabrication, parts are sorted by
maximum processor core frequency as shown in Section 1.4.2.1, “Clock AC Specications” and tested for
conformance to the AC specications for that frequency. These specications are for 100 and 133.33 MHz
processor core frequencies. The processor core frequency is determined by the bus (SYSCLK) frequency
and the settings of the PLL_CFG[0–3] signals. Parts are sold by maximum processor core frequency; see
Section 1.10, “Ordering Information.”
1.4.2.1 Clock AC Specications
Table 6 provides the clock AC timing specications as dened in Figure 1.
Table 6. Clock AC Timing Specifications
At recommended operating conditions. See Table 2.
Num
Characteristic
100 MHz
133.33 MHz
Unit
Notes
Min
Max
Min
Max
Processor frequency
50
100
50
133.33
MHz
1
VCO frequency
100
266.66
100
266.66
MHz
1
SYSCLK (bus) frequency
16.67
66.67
16.67
66.67
MHz
1
SYSCLK cycle time
15.0
60.0
15.0
60.0
ns
2,3
SYSCLK rise and fall time
2.0
2.0
ns
2
4
SYSCLK duty cycle measured at 1.4 V
40.0
60.0
40.0
60.0
%
3
SYSCLK jitter
±150
±150
ps
4
Internal PLL relock time
100
100
s
3, 5
Notes:
1. Caution: The SYSCLK frequency and PLL_CFG[0–3] settings must be chosen such that the resulting
SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their
respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0–3] signal description in
Section 1.8, “System Design Information,” for valid PLL_CFG[0–3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4 V to 2.4 V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. Cycle-to-cycle jitter, and is guaranteed by design.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the
maximum amount of time required for PLL lock after a stable Vdd and SYSCLK are reached during the
power-on reset sequence. This specication also applies when the PLL has been disabled and
subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a
minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.
相關(guān)PDF資料
PDF描述
MPC603EZT200TX 32-BIT, 200 MHz, RISC PROCESSOR, PBGA255
MPC603ERX300LX 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255
MPC603ERX300TX 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255
MPC603PRX233LX 32-BIT, 233 MHz, RISC PROCESSOR, CBGA255
MPC603PRX180LX 32-BIT, 180 MHz, RISC PROCESSOR, CBGA255
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC603ERX100LN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications
MPC603ERX100TN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications
MPC603ERX133LN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications
MPC603ERX133TN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications
MPC603RRX200LC 功能描述:微處理器 - MPU 603R REV2.1 HIP3.0 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324