參數(shù)資料
型號(hào)： MPC106ARX83DG
元件分類(lèi)： 總線控制器
英文描述： PCI BUS CONTROLLER, CBGA304
封裝： 21 X 25 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-304
文件頁(yè)數(shù)： 19/32頁(yè)
文件大?。?/td> 451K
代理商： MPC106ARX83DG
26
Tsi106 PowerPC Host Bridge Hardware Specifications Manual
80C1000_MA002_02
System Design Information
1.8 System Design Information
This section provides electrical and thermal design recommendations for successful application of the
Tsi106.
1.8.1 PLL Configuration
The Tsi106 requires a single system clock input, SYSCLK. The SYSCLK frequency dictates the frequency
of operation for the PCI bus. An internal PLL on the Tsi106 generates a master clock that is used for all of
the internal (core) logic. The master clock provides the core frequency reference and is phase-locked to the
SYSCLK input. The 60x processor, L2 cache, and memory interfaces operate at the core frequency. In the
5:2 clock mode (Rev. 4.0 only), the Tsi106 needs to sample the 60x bus clock (on the LBCLAIM
configuration input) to resolve clock phasing with the PCI bus clock (SYSCLK).
The PLL is configured by the PLL[0–3] signals. For a given SYSCLK (PCI bus) frequency, the clock
mode configuration signals (PLL[0–3]) set the core frequency (and the frequency of the VCO controlling
the PLL lock). The supported core and VCO frequencies and the corresponding PLL[0–3] settings are
provided in Table 11.
Table 11. PLL Configuration
PLL[0–3]1
Core/SYSCLK
Ratio
VCO
Multiplier
Core Frequency (VCO Frequency) in MHz
PCI Bus
16.6 MHz
PCI Bus
20 MHz
PCI Bus
25 MHz
PCI Bus
33.3 MHz
0001
1:1
x4
—
33.3 (133)
0100
2:1
x2
—
66.6 (133)
0101
2:1
x4
33.3 (133)
40 (160)
50 (200)
—
0110
5:2 2
x2
—
83.3 (166)
0111
5:2 2
x4
41.6 (166)
—
1000
3:1
x2
—
60(120)
75 (150)
—
0011
PLL-bypass 3
PLL off
SYSCLK clocks core circuitry directly
1x core/SYSCLK ratio implied
1111
Clock off 4
PLL off
no core clocking occurs
Notes:
1
PLL[0–3] settings not listed are reserved. Some PLL configurations may select bus, CPU, or VCO frequencies which are
not useful, not supported, or not tested. See Section 1.4.2.1, “Clock AC Specifications,” for valid SYSCLK and VCO
frequencies.
2
5:2 clock modes are only supported by Tsi106 Rev 4.0; earlier revisions do not support 5:2 clock modes. The 5:2 modes
require a 60x bus clock applied to the 60x clock phase (LBCLAIM) configuration input signal during power-on reset,
hard reset, and coming out of sleep and suspend power-saving modes.
3
In PLL-bypass mode, the SYSCLK input signal clocks the internal circuitry directly, the PLL is disabled, and the
core/SYSCLK ratio is set for 1:1 mode operation. This mode is intended for factory use and third-party tool vendors only.
Note also: The AC timing specifications given in this document do not apply in PLL-bypass mode.
4
In clock-off mode, no clocking occurs inside the Tsi106 regardless of the SYSCLK input.
相關(guān)PDF資料
PDF描述
MPC106ARX66CG PCI BUS CONTROLLER, CBGA304
MPC5200BV400 400 MHz, MICROPROCESSOR, PBGA272
MPC5200CBV266R2 266 MHz, MICROPROCESSOR, PBGA272
MPC5200CBV266BR2 266 MHz, MICROPROCESSOR, PBGA272
MPC5200BV400B 400 MHz, MICROPROCESSOR, PBGA272
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC106ARX83TE 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:PCI Bridge/Memory Controller
MPC106ARX83TG 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:PCI Bridge/Memory Controller
MPC-108 制造商:Greenlee Textron Inc 功能描述:Unspecified Tools & Accessories ADAPTER,MATING BULKHEAD
MPC108100J 功能描述:厚膜電阻器 - 透孔 MPC10 10R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類(lèi)型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
MPC108101J 制造商:TE Connectivity 功能描述:RESISTOR 10 WATT 100R 5%
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*