參數(shù)資料
型號: MK30N512VMB100
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81
封裝: 8 X 8 MM, MAPBGA-81
文件頁數(shù): 24/62頁
文件大小: 1728K
代理商: MK30N512VMB100
Table 19. Flash command timing specifications (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
tersall
Erase All Blocks execution time
320
1600
ms
tvfykey
Verify Backdoor Access Key execution time
35
μs
1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
6.4.1.3 Flash (FTFL) current and power specfications
Table 20. Flash (FTFL) current and power specfications
Symbol
Description
Typ.
Unit
IDD_PGM
Worst case programming current in program flash
10
mA
6.4.1.4 Reliability specifications
Table 21. NVM reliability specifications
Symbol
Description
Min.
Typ.1
Max.
Unit
Notes
Program Flash
tnvmretp10k Data retention after up to 10 K cycles
5
TBD
years
tnvmretp1k Data retention after up to 1 K cycles
10
TBD
years
tnvmretp100 Data retention after up to 100 cycles
15
TBD
years
nnvmcycp
Cycling endurance
10 K
TBD
cycles
1. Typical data retention values are based on intrinsic capability of the technology measured at high temperature derated to
25°C. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin
EB618.
2. Data retention is based on Tjavg = 55°C (temperature profile over the lifetime of the application).
3. Cycling endurance represents number of program/erase cycles at -40°C ≤ Tj ≤ 125°C.
6.4.2 EzPort Switching Specifications
Table 22. EzPort switching specifications
Num
Description
Min.
Max.
Unit
Operating voltage
2.7
3.6
V
EP1
EZP_CK frequency of operation (all commands except
READ)
fSYS/2
MHz
EP1a
EZP_CK frequency of operation (READ command)
fSYS/8
MHz
EP2
EZP_CS negation to next EZP_CS assertion
2 x tEZP_CK
ns
EP3
EZP_CS input valid to EZP_CK high (setup)
5
ns
EP4
EZP_CK high to EZP_CS input invalid (hold)
5
ns
Table continues on the next page...
Peripheral operating requirements and behaviors
K30 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
30
Preliminary
Freescale Semiconductor, Inc.
相關(guān)PDF資料
PDF描述
MK30N512VLK100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP80
MK30N512VMC100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
MK30N512VMD100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK30X128VMD100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK30X128VLQ100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK30N512VMC100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK30N512VMD100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet
MK30N512VML100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet
MK30R1F 制造商:Ohmite Mfg Co 功能描述:
MK30X128VLQ100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet