- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45329 > MK30N512VMB100 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 PDF資料下載
參數(shù)資料
| 型號： | MK30N512VMB100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA81 |
| 封裝： | 8 X 8 MM, MAPBGA-81 |
| 文件頁數(shù)： | 17/62頁 |
| 文件大小： | 1728K |
| 代理商： | MK30N512VMB100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
6.3.1 MCG specifications
Table 13. MCG specifications
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
fints_ft
Internal reference frequency (slow clock) —
factory trimmed at nominal VDD and 25°C
—
32.768
—
kHz
fints_t
Internal reference frequency (slow clock) — user
trimmed
31.25
—
39.0625
kHz
Iints
Internal reference (slow clock) current
—
TBD
—
A
tirefsts
Internal reference (slow clock) startup time
—
TBD
4
s
Δfdco_res_t Resolution of trimmed DCO output frequency at
fixed voltage and temperature — using SCTRIM
and SCFTRIM
—
± 0.1
± 0.3
%fdco
Δfdco_res_t Resolution of trimmed DCO output frequency at
fixed voltage and temperature — using SCTRIM
only
—
± 0.2
± 0.5
%fdco
Δfdco_t
Total deviation of trimmed average DCO output
frequency over voltage and temperature
—
+ 0.5
- 1.0
± 3.5
%fdco
Δfdco_t
Total deviation of trimmed average DCO output
frequency over fixed voltage and temperature
range of 0–70°C
—
± 0.5
± TBD
%fdco
fintf_ft
Internal reference frequency (fast clock) —
factory trimmed at nominal VDD and 25°C
3.4
—
4
MHz
fintf_t
Internal reference frequency (fast clock) — user
trimmed
3
—
5
MHz
Iintf
Internal reference (fast clock) current
—
TBD
—
A
tirefstf
Internal reference startup time (fast clock)
—
TBD
s
floc_low
Loss of external clock minimum frequency —
RANGE = 00
(3/5) x
fints_t
—
kHz
floc_high
Loss of external clock minimum frequency —
RANGE = 01, 10, or 11
(16/5) x
fints_t
—
kHz
FLL
ffll_ref
FLL reference frequency range
31.25
—
39.0625
kHz
fdco
DCO output
frequency range
Low range (DRS=00)
640 × ffll_ref
20
20.97
25
MHz
Mid range (DRS=01)
1280 × ffll_ref
40
41.94
50
MHz
Mid-high range (DRS=10)
1920 × ffll_ref
60
62.91
75
MHz
High range (DRS=11)
2560 × ffll_ref
80
83.89
100
MHz
Table continues on the next page...
Peripheral operating requirements and behaviors
K30 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
24
Preliminary
Freescale Semiconductor, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK30N512VLK100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP80 |
| MK30N512VMC100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK30N512VMD100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK30X128VMD100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK30X128VLQ100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK30N512VMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK30N512VMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30N512VML100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30R1F | 制造商:Ohmite Mfg Co 功能描述: |
| MK30X128VLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。