參數(shù)資料
型號(hào): MEA224AG
廠(chǎng)商: CONEXANT SYSTEMS
元件分類(lèi): 微控制器/微處理器
英文描述: 4 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PBGA352
封裝: 35 X 35 MM, 2.33 MM HEIGHT, PLASTIC, MS-034, BGA-352
文件頁(yè)數(shù): 11/29頁(yè)
文件大?。?/td> 519K
代理商: MEA224AG
PRELI
MI
NARY
D
A
TA
S
H
EET
XpressFlow-2001 Series –
EA-224
Ethernet Switch Chip-set
4-Port 10/100M Ethernet Access Controller
1997 Zarlink Semiconductor Inc.
Page: 18
Rev. 4.0 –December, 1997
4.4 MII Interface
Fully compliant with IEEE 802.3u Media Inde-
pendent Interface for connecting with external
10/100M Ethernet Physical Layer Transceiver
Supports both 10Mbps 10BaseT interface and
100Mbps 100BaseTx interface
Supports both half and full duplex operation
Shared Station Management interface (one for
all MII channels with in the Access Controller)
All ports can also support 10Mbps Serial In-
terface
If 10Mbps Serial Interface is used, the MII
port pin assignment are re-mapped for
10Mbps Serial Interface.
4.4.1 Pin Description
Symbol
Type
Name & Functions
M_MDC
CMOS
Output
MII Management Data Clock – (common for all MII Ports) used to syn-
chronize the MII data stream (MDIO) for transferring between the Ac-
cess Controller and the MII Tranceivers.
M_MDIO
TTL
IO-TS
(5VT)
MII Management Data I/O – (common for all MII Ports) a serial man-
agement data stream synchronous with MDC.
Mm_RXD[3:0] TTL In
(5VT)
Receive Data [3:0] – (one set for each MII Port) a four-bit transmit data
nibble. Bit 0 is the least significant bit, and bit 3 is the most significant
bit.
Mm_RXDV
TTL In
(5VT)
Receive Data Valid – (one for each MII Port) instructs the MAC to be-
gin moving data nibbles from the receive data lines.
Mm_RXC
TTL In
(5VT)
Receive Clock – (one for each MII Port) a 25MHz clock input with 35%
to 65% duty cycles.
Mm_RXER
TTL In
(5VT)
Receive Error – (one for each MII Port)
Mm_TXER
CMOS
Output
Transmit Error – (one for each MII Port)
Mm_TXC
TTL In
(5VT)
Transmit Clock – (one for each MII Port) a continuous clock input with
35% to 65% duty cycles.
Mm_TXEN
CMOS
Output
Transmit Enable – (one for each MII Port) instructs the transceiver to
begin moving data nibbles on the transmit data lines.
Mm_TXD[3:0] CMOS
Output
Transmit Data [3:0] – (one set for each MII Port) a four-bit transmit
data nibble. Bit 0 is the least significant bit, and bit 3 is the most signifi-
cant bit.
Mm_COL
TTL In
(5VT)
Collision Detected – (one for each MII Port)
Mm_CRS
TTL In
(5VT)
Carrier Sense – (one for each MII Port)
Mm_LNK
?
TTL In
(5VT)
Link Status – (one for each MII Port)
The polarity of this signal is programmable via Port Configuration Reg-
ister
Note:
“m” is the port number [3:0].
?
These signals have programmable output polarity.
相關(guān)PDF資料
PDF描述
MEGA32C1-ESAZ 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP32
MEGA32C1-ESMZ 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, QCC32
MFR4300MAE40 2 CHANNEL(S), 10M bps, SERIAL COMM CONTROLLER, PQFP64
MG80C18612883B 16-BIT, 12.5 MHz, MICROPROCESSOR, CPGA68
MG80C186-10 16-BIT, 10 MHz, MICROPROCESSOR, CPGA68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MEA250-12DA 功能描述:分立半導(dǎo)體模塊 500 Amps 1200V RoHS:否 制造商:Infineon Technologies 產(chǎn)品:Thyristor Power Modules 類(lèi)型:Phase Controls 安裝風(fēng)格:Screw 封裝 / 箱體:DT61 封裝:
MEA300-06DA 功能描述:分立半導(dǎo)體模塊 600 Amps 600V RoHS:否 制造商:Infineon Technologies 產(chǎn)品:Thyristor Power Modules 類(lèi)型:Phase Controls 安裝風(fēng)格:Screw 封裝 / 箱體:DT61 封裝:
MEA30168303 制造商:LG Corporation 功能描述:Guide
MEA30168304 制造商:LG Corporation 功能描述:Guide
MEA30239904 制造商:LG Corporation 功能描述:Guide