- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1952 > MCHC11F1CFNE5 (Freescale Semiconductor)MCU 8BIT 1KRAM 512EE 68-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | MCHC11F1CFNE5 |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 111/158頁(yè) |
| 文件大小： | 0K |
| 描述： | MCU 8BIT 1KRAM 512EE 68-PLCC |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 系列： | HC11 |
| 核心處理器： | HC11 |
| 芯體尺寸： | 8-位 |
| 速度： | 5MHz |
| 連通性： | SCI，SPI |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 30 |
| 程序存儲(chǔ)器類(lèi)型： | ROMless |
| EEPROM 大?。?/td> | 512 x 8 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)當(dāng)前第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
OPERATING MODES AND ON-CHIP MEMORY
MC68HC11F1
4-18
TECHNICAL DATA
For a description of the bits contained in the CONFIG register refer to 4.3.2.1 CONFIG
4.5 Chip Selects
The function of the chip selects is to minimize the amount of external glue logic needed
to interface the MCU to external devices. The MC68HC11F1 has four software config-
ured chip selects that can be enabled in expanded modes. The chip selects for I/O
(CSIO1 and CSIO2) are used for I/O expansion. The program chip select (CSPROG)
is used with an external memory that contains the program code and reset vectors.
The general-purpose chip select (CSGEN) is the most flexible and is used to enable
external devices.
Such factors as polarity, block size, base address and clock stretching can be con-
trolled using the four chip-select control registers. When a port G pin is not used for
chip select functions it can be used for general-purpose I/O.
When enabled, a chip select signal is asserted whenever the CPU makes an access
to a designated range of addresses. Bus control signals and chip select signals are
synchronous with the external E clock signal. For more information refer to Table A–
7. Expansion Bus Timing in APPENDIX A ELECTRICAL CHARACTERISTICS. The
length of the external E clock cycle to which the external device is synchronized can
be stretched to accommodate devices that are slower than the MCU.
4.5.1 Program Chip Select
The program chip select (CSPROG) is active in the range of memory where the main
program exists. Refer to Figure 4-3.
When enabled, the CSPROG is active during address valid time and is an active-low
signal. Although the general-purpose chip select has priority over the program chip se-
lect, CSPROG can be raised to a higher priority level by setting the GCSPR bit in
CSCTL register. Bits in CSCTL enable the program chip select and determine its ad-
dress range and priority level. Bits in CSSTRH select from zero to three clock cycles
of delay.
4.5.2 I/O Chip Selects
The I/O chip selects (CSIO1 and CSIO2) are fixed in size and fill the remainder of the
4-Kbyte block occupied by the register block. CSIO1 is mapped at $x060–$x7FF and
CSIO2 is mapped at $x800–$xFFF, where “x” corresponds to the high-order nibble of
the register block base address, represented by the value contained in REG[3:0] in the
INIT register.
Bits in the CSCTL register determine the polarity of the active state and enable both I/
O chip selects. Bits in CSGSIZ select whether each chip select is active for address-
valid or E-valid time. Bits in CSSTRH select from zero to three clock cycles of delay.
Refer to Figure 4-3.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCHC908JW32FC | IC MCU 32K FLASH 8MHZ 48-QFN |
| MCHC908MR8MFAE | IC MCU 8K FLASH 8MHZ PWM 32-LQFP |
| MCHRC705J1ACDWE | MCU 8BIT 64B RAM 20-SOIC |
| MCIMX233CAG4C | MPU 32BIT I.MX233 IND 128LQFP |
| MCIMX233DJM4B | MPU 32BIT I.MX233 169MAPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCHC11F1MFNE4 | 制造商:Freescale Semiconductor 功能描述:8-BIT MCU,1KRAM,512EE,A/ - Rail/Tube |
| MCHC11F1VFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MCHC11KS1CFNE4 | 功能描述:8位微控制器 -MCU 68HC11KS4 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MCHC175AFR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MCHC40-330K-RC | 制造商:ALLIED 制造商全稱(chēng):Allied Components International 功能描述:Molded Chip Inductor High Current |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。